[zorgajke 0]

Доброе время суток, форумчане!

Подскажите пожалуйста, в чем заключается ошибка: в созданной схеме электрической принципиальной, создаю список соединений netlist и пытаюсь подгрузить соединения в утилите PCB.

В ответ получаю вот это:

* Component VD2 of type VD_HOR loaded with a pattern mismatch between the library (VD_HOR) and netlist file (PATTERN)

Warning: line 16

* Component VD3 of type VD_HOR loaded with a pattern mismatch between the library (VD_HOR) and netlist file (PATTERN)

Warning: line 24

* Component C3 of type CONDENSATOR_VER loaded with a pattern mismatch between the library (CONDENSATOR_VER) and netlist file (PATTERN)

Warning: line 32

* Component C2 of type CONDENSATOR_ELECTR_VER loaded with a pattern mismatch between the library (CONDENSATOR_ELECTR_VER) and netlist file (PATTERN)

Warning: line 40

* Component VD1 of type VD_VER loaded with a pattern mismatch between the library (VD_VER) and netlist file (PATTERN)

Warning: line 48

* Component VD6 of type VD_VER loaded with a pattern mismatch between the library (VD_VER) and netlist file (PATTERN)

Warning: line 56

* Component VD4 of type STAB_VER loaded with a pattern mismatch between the library (STAB_VER) and netlist file (PATTERN)

Warning: line 64

* Component VD5 of type VD_VER loaded with a pattern mismatch between the library (VD_VER) and netlist file (PATTERN)

Warning: line 72

* Component K1 of type K1_VER loaded with a pattern mismatch between the library (K1_VER) and netlist file (PATTERN)

Warning: line 80

* Component VT2 of type PNP_HOR loaded with a pattern mismatch between the library (PNP_HOR) and netlist file (PATTERN)

Warning: line 88

* Component VT1 of type NPN_HOR loaded with a pattern mismatch between the library (NPN_HOR) and netlist file (PATTERN)

Warning: line 96

* Component U14 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 104

* Component U15 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 112

* Component U16 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 120

* Component U17 of type XP loaded with a pattern mismatch between the library (XP) and netlist file (PATTERN)

Warning: line 128

* Component U10 of type RESISTOR_HORIZONTAL loaded with a pattern mismatch between the library (RESISTOR) and netlist file (PATTERN)

Warning: line 136

* Component U11 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 144

* Component U12 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 152

* Component U13 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Error: line 154

* Component K1.1 not loaded. No pattern is attached.

Error: line 162

* Component K1.2 not loaded. No pattern is attached.

Warning: line 176

* Component U18 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 184

* Component U19 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 192

* Component U5 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 200

* Component U4 of type 12 loaded with a pattern mismatch between the library (12) and netlist file (PATTERN)

Error: line 202

* Component K2.1 not loaded. No pattern is attached.

Warning: line 216

* Component U6 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 224

* Component U1 of type 12 loaded with a pattern mismatch between the library (12) and netlist file (PATTERN)

Warning: line 232

 

----------------------------------------------------------------------

 

30-Mar-14 23:32 Page 1

 

P-CAD Net List Load Errors

 

======================================================================

 

* Component U3 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 240

* Component U2 of type CONDENSATOR_ELECTR_VER loaded with a pattern mismatch between the library (CONDENSATOR_ELECTR_VER) and netlist file (PATTERN)

Warning: line 248

* Component U9 of type RESISTOR_VERTICAL loaded with a pattern mismatch between the library (RESISTOR_VERTICAL) and netlist file (PATTERN)

Warning: line 256

* Component U8 of type GND loaded with a pattern mismatch between the library (GND) and netlist file (PATTERN)

Warning: line 264

* Component VS1 of type SINIST_VER loaded with a pattern mismatch between the library (SINIST_VER) and netlist file (PATTERN)

Warning: Net NET00001 has less than two nodes.

Warning: Net NET00003 has less than two nodes.

Error: Net NET00004: Pin 3 of VS1-3 not found.

Either pin does not exist or TYPE and PATTERN are ambiguous.

Warning: Net NET00005 has less than two nodes.

Warning: Net NET00008 has less than two nodes.

Error: Net NET00007: Pin 0 of K1-0 not found.

Either pin does not exist or TYPE and PATTERN are ambiguous.

Warning: Net NET00021 has less than two nodes.

 

Net List Errors: 5

Net List Warnings: 35

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Lb5.ERR.txt

Изменено 30 марта, 2014 пользователем Romashkaa

[_4afc_ 25]

Подскажите пожалуйста, в чем заключается ошибка: в созданной схеме электрической принципиальной, создаю список соединений netlist и пытаюсь подгрузить соединения в утилите PCB.

В ответ получаю вот это:

Net List Errors: 5

Net List Warnings: 35

 

В том что элементы в SCH не соответствуют элементам в PCB.

Это возможно в двух случаях:

 

1. библиотеки подключенные в SCH отличаются от тех что подключены в PCB, например путями.

2. элементы в SCH или PCB взяты не из этих библиотек, а скопированы из других проектов или правились.

 

Самое действенное средство - создать архивную библиотеку из SCH и подключить только её в PCB.