Jump to content

    
Sign in to follow this  
gosha

Пропадаю. Подск пож: synplify, verilog отключить оптимизацию компонента?

Recommended Posts

/*===============================================================================
==================*/
assign trig_ila0= {cpu_cyc_o, cpu_adr_o[27:16]};
ila_wb_bus  ila0  (.CLK(wb_clk), .TRIG0 (trig_ila0), .CONTROL (control0)); /* synthesis syn_noprune=1; syn_preserve= 1; */
icon_wb_bus icon0 (.CONTROL0 (control0)); /* synthesis syn_noprune=1; syn_preserve= 1; */
/*===============================================================================
==================*/

synplify:

W CL168 Pruning instance ila0 - not in use ... wb_bus0.v top.srr 09:25:11 Tue Jan 13 compilerReport

W CL168 Pruning instance icon0 - not in use ... wb_bus0.v (61) top.srr (998) 09:25:11 Tue Jan 13 compilerReport

W CS133 ignoring property syn_noprune wb_bus0.v (61) top.srr (808) 10:24:56 Tue Jan 13 HDL Compiler

W CS133 ignoring property syn_noprune wb_bus0.v (60) top.srr (40) 10:24:56 Tue Jan 13 HDL Compiler

 

 

Как (verilog) отключить оптимизацию одного компонента, не имеющего выходов.

Сспасибо.

Share this post


Link to post
Share on other sites
/*===============================================================================
==================*/
assign trig_ila0= {cpu_cyc_o, cpu_adr_o[27:16]};
ila_wb_bus  ila0  (.CLK(wb_clk), .TRIG0 (trig_ila0), .CONTROL (control0)); /* synthesis syn_noprune=1; syn_preserve= 1; */
icon_wb_bus icon0 (.CONTROL0 (control0)); /* synthesis syn_noprune=1; syn_preserve= 1; */
/*===============================================================================
==================*/

synplify:

W CL168 Pruning instance ila0 - not in use ... wb_bus0.v top.srr 09:25:11 Tue Jan 13 compilerReport

W CL168 Pruning instance icon0 - not in use ... wb_bus0.v (61) top.srr (998) 09:25:11 Tue Jan 13 compilerReport

W CS133 ignoring property syn_noprune wb_bus0.v (61) top.srr (808) 10:24:56 Tue Jan 13 HDL Compiler

W CS133 ignoring property syn_noprune wb_bus0.v (60) top.srr (40) 10:24:56 Tue Jan 13 HDL Compiler

 

 

Как (verilog) отключить оптимизацию одного компонента, не имеющего выходов.

Сспасибо.

 

Попробуйте syn_noprune=1 вставить в файл с описанием icon

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this