Jump to content

    

Recommended Posts

В 12.1 при разводке DDR2 вылезли следующие варнинги, которых не было в 11.0:

 

Critical Warning: Warning (307056): Register qsys1:qsys_inst|qsys1_ddr2_bot:ddr2_bot|qsys1_ddr2_bot_controller_phy:qsys1_ddr2_bot_controller_phy_inst|qsys1_ddr2_bot_phy:qsys1_ddr2_bot_phy_inst|qsys1_ddr2_bot_phy_alt_mem_phy:qsys1_ddr2_bot_phy_alt_mem_phy_inst|qsys1_ddr2_bot_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_h9h:auto_generated|input_cell_h[0] fed by pin ddr2t_clk_p must be placed in adjacent LAB X:33 Y:1 instead of X:33 Y:2


Critical Warning: Warning (307037): Pin ddr2t_clk_p does not use expected routing to qsys1:qsys_inst|qsys1_ddr2_bot:ddr2_bot|qsys1_ddr2_bot_controller_phy:qsys1_ddr2_bot_controller_phy_inst|qsys1_ddr2_bot_phy:qsys1_ddr2_bot_phy_inst|qsys1_ddr2_bot_phy_alt_mem_phy:qsys1_ddr2_bot_phy_alt_mem_phy_inst|qsys1_ddr2_bot_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_h9h:auto_generated|input_cell_h[0]

 

 

Не могу понять чего он от них хочет? Словно он хочет превратить их в lvds.

 

 

 

 

Еще появились неведомые:

 

Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions


Critical Warning: See violated timing model assumptions in previous timing analysis above

 

 

С ними че делать?

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this