

FPU DSP Software Library

USER'S GUIDE



Copyright

Copyright © 2015 Texas Instruments Incorporated. All rights reserved. ControlSUITE is a registered trademark of Texas Instruments. Other names and brands may be claimed as the property of others.

 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Texas Instruments
12203 Southwest Freeway
Houston, TX 77477
<http://www.ti.com/c2000>



Revision Information

This is version V1.50.00.00 of this document, last updated on Jun 2, 2015.

Table of Contents

Copyright	2
Revision Information	2
1 Introduction	5
2 Other Resources	6
3 Library Structure	7
3.1 Build Options used to build the library	8
3.2 Header Files	8
4 Using the FPU Library	9
4.1 Library Build Configurations	9
4.2 Integrating the Library into your Project	10
5 Application Programming Interface (FPU)	16
5.1 Windowing for the Complex Fast Fourier Transform	21
5.2 Complex Fast Fourier Transform	25
5.3 Complex Fast Fourier Transform (Unaligned)	29
5.4 Complex Fast Fourier Transform Magnitude	32
5.5 Complex Fast Fourier Transform Magnitude (Scaled)	35
5.6 Complex Fast Fourier Transform Phase	38
5.7 Complex Fast Fourier Transform Twiddle Factors	41
5.8 Inverse Complex Fast Fourier Transform	43
5.9 Windowing for the Real Fast Fourier Transform	46
5.10 Real Fast Fourier Transform	49
5.11 Real Fast Fourier Transform (Unaligned)	54
5.12 Real Fast Fourier Transform with ADC Input	57
5.13 Real Fast Fourier Transform with ADC Input (Unaligned)	62
5.14 Real Fast Fourier Transform Magnitude	65
5.15 Real Fast Fourier Transform Magnitude (Scaled)	68
5.16 Real Fast Fourier Transform Phase	71
5.17 Real Fast Fourier Transform Twiddle Factors	74
5.18 Finite Impulse Response Filter	76
5.19 Absolute Value of a Complex Vector	80
5.20 Absolute Value of an Even Length Complex Vector	81
5.21 Absolute Value of a Complex Vector (TMU0)	82
5.22 Addition (Element-Wise) of a Complex Scalar to a Complex Vector	84
5.23 Addition of Two Complex Vectors	86
5.24 Inverse Absolute Value of a Complex Vector	88
5.25 Inverse Absolute Value of an Even Length Complex Vector	90
5.26 Inverse Absolute Value of a Complex Vector (TMU0)	92
5.27 Multiply-and-Accumulate of a Real Vector and a Complex Vector	94
5.28 Multiply-and-Accumulate of a Real Vector (Signed 16-bit Integer) and a Complex Vector (Single Precision Float)	96
5.29 Index of Maximum Value of an Even Length Real Array	98
5.30 Mean of Real and Imaginary Parts of a Complex Vector	99
5.31 Median of a Real Valued Array of Floats (Preserved Inputs)	101
5.32 Median of a real array of floats	103
5.33 Complex Multiply of Two Floating Point Numbers	104
5.34 Complex Multiply of Two Complex Vectors	106
5.35 Multiplication of a Complex Vector and the Complex Conjugate of another Vector	108

5.36	Multiplication of a Real scalar and a Real Vector	110
5.37	Multiplication of a Real Scalar, a Real Vector, and another Real Vector	111
5.38	Multiplication of a Real Vector and a Complex Vector	112
5.39	Multiplication of a Real Vector and a Real Vector	114
5.40	Sort an Array of Floats	116
5.41	Rounding (Unbiased) of a Floating Point Scalar	117
5.42	Subtraction of a Complex Scalar from a Complex Vector	118
5.43	Subtraction of a Complex Vector and another Complex Vector	120
5.44	Fast Square Root	122
5.45	Optimized Memory Copy	123
5.46	Optimized Memory Copy (Far Memory)	124
5.47	Optimized Memory Set	126
6	Benchmarks	127
7	Revision History	132
	IMPORTANT NOTICE	134

1 Introduction

The Texas Instruments TMS320C28x Floating Point Unit (FPU) Library is collection of highly optimized application functions written for the C28x+FPU (and C28x+FPU+TMU0). These functions enable C/C++ programmers to take full advantage of the performance potential of the C28x+FPU. This document provides a description of each function included within the library.

This library requires v150 of the F2837xD device support files, and v100 of the FPU Fast Run Time support library.

Chapter 2 provides a host of resources on the FPU in general, as well as training material.

Chapter 3 describes the directory structure of the package.

Chapter 4 provides step-by-step instructions on how to integrate the library into a project and use any of the maths routines.

Chapter 5 describes the programming interface, structures and routines available for this library

Chapter 6 lists The performance of each of the library routines.

Chapter 7 provides a revision history of the library.

Examples have been provided for each library routine. They can be found in the *examples* directory. For the current revision, all examples have been written for the *F2837xD* device and tested on a *controlCard* platform. Each example has a script “**SetupDebugEnv.js**” that can be launched from the *Scripting Console* in CCS. These scripts will set-up the watch variables for the example. In some examples graphs (.graphProp) are provided; these can be imported into CCS during debug.

2 Other Resources

The user can get answers to F2837xD frequently asked questions(FAQ) from the processors wiki page. Links to other references such as training videos will be posted here as well.

http://processors.wiki.ti.com/index.php/Main_Page.

Also check out the TI Delfino page: <http://www.ti.com/delfino>

And don't forget the TI community website: <http://e2e.ti.com>

Building the FPU library and examples requires **Codegen Tools v6.4.4 or later**

3 Library Structure

Build Options used to build the library	8
Header Files	8

As installed, the C28x FPU Library is partitioned into a well-defined directory structure. By default, the library and source code is installed into the default controlSUITE directory,

`C:\TI\controlSUITE\libs\dsp\FPU\VERSION`

VERSION indicates the current revision of the FPU library. Figure 3.1 shows the directory structure while the subsequent table 3.1 provides a description for each folder.




Figure 3.1: Directory Structure of the FPU Library

Folder	Description
<base>	Base install directory. By default this is C:/TI/controlSUITE/libs/dsp/FPU/v1_50_00_00 For the rest of this document <base> will be omitted from the directory names.
<base>/ccs	Project files for the library. Allows the user to reconfigure, modify and re-build the library to suit their particular needs.
<base>/cmd	Linker command files used in the examples.
<base>/doc	Documentation for the current revision of the library including revision history.
<base>/examples	Examples that illustrate the library functions. At the time of writing these examples were built for the F2837xD device using the CCS 6.0.0.00190 IDE.
<base>/include	Header files for the FPU library. These include function prototypes and structure definitions.
<base>/lib	Pre-built FPU library.
<base>/source	Source files for the library.
<base>/examples/<EXAMPLE>/matlab	MATLAB reference code for the example. These are useful as they provide a standard input/output reference that the user can check against while debugging.

Table 3.1: FPU Library Directory Structure Description

3.1 Build Options used to build the library

The current version (ISA_C28FPU32 build configuration) of the library was built with C28x Codegen Tools v6.4.4 with the following options:

```
-v28 -ml -mt --float_support=fpu32 -O2 --diag_warning=225
--tmu_support=tmu0 --display_error_number --diag_wrap=off
```

3.2 Header Files

A library header file is supplied in the <base>/include folder. This file contains structure definitions and function prototypes. The header file uses standard C99 data types and defines a new data type for complex variables.

4 Using the FPU Library

Library Build Configurations	9
Integrating the Library into your Project	10

The source code and project(s) for the FPU libraries are provided. The user may import the library project(s) into CCSv6 (or later) and be able to view and modify the source code for all routines and lookup tables (see Fig. 4.1)




Figure 4.1: FPU Library Project View

4.1 Library Build Configurations

The current version of the library(s) has a single build configuration (Fig. 4.2): **ISA_C28FPU32**. The **ISA_C28FPU32** configuration is built with the **-float_support=fpu32** and **-tmu_support=tmu0** run-time support options enabled. Running a build on this configuration will generate the **c28x_fpu_dsp_library.lib** in the lib folder. Some of the original routines have alternate versions that can make use of the TMU accelerator's (on devices that have it) ability to speed up certain trigonometric and math operations.

For devices that have a Floating Point Unit (FPU), but no Trigonometric Math Unit (TMU), the user will not be able to use the TMU0 variants of some functions.

NOTE: ATTEMPTING TO LINK IN THIS LIBRARY INTO A PROJECT THAT DOES NOT HAVE THE FLOAT_SUPPORT ENABLED WILL RESULT IN A COMPILER ERROR ABOUT MISMATCHING INSTRUCTION SET ARCHITECTURES




Figure 4.2: Library Build Configurations

4.2 Integrating the Library into your Project

To begin integrating the library into your project follow these steps:

1. Go to the **Project Properties->Build->Variables(Tab)** and add a new variable (see Fig. 4.3), `INSTALLROOT_TO_FPU`, and set its path to the root directory of the FPU library in control-suite, this is usually the version folder. Additionally, you may want to set variables that point to the `device_support` folder of the device in use, as well as the FastRTS Math Library (if using FastRTS enabled functions).




Figure 4.3: Creating a new build variable

Add the new path, **INSTALLROOT_TO_FPU/include**, to the *Include Options* section of the project properties (Fig. 4.4). This option tells the compiler where to find the library header files. In addition, you must add the device_support paths for the device. There are some functions like phase which the arc-tangent function. The call can either be handled by the standard C Math library (more accurate but slower) or the FastRTS library (faster, less accurate). If the user decides to use the FastRTS library instead of the standard C math library, they must add the search path for the static library (.lib) as well as its header files to the project properties.




Figure 4.4: Adding the Library Header Path to the Include Options

2. Set the `-float_support` option to `fpu32` in the **Runtime Model Options** (Fig. 4.5).




Figure 4.5: Turning on FPU support

Additionally, add the **tmu_support** option to the compiler command line if the user wishes to use the TMU0 function variants, and if the device supports it (Fig. 4.6).




Figure 4.6: Turning on TMU support

3. Add the name of the library and its location to the **File Search Path** as shown in Fig. 4.7. If using the FastRTS math functions, include the FastRTS library in the search path, but place it higher than the standard run-time support library. The linker searches libraries in priority order to find the referenced function; it must find the math routine in the FastRTS library first.

NOTE: BE SURE TO ENABLE FLOAT_SUPPORT (AND, OPTIONALLY, TMU_SUPPORT IF THE DEVICE SUPPORTS IT) IN YOUR PROJECT PROPERTIES




Figure 4.7: Adding the library and location to the file search path

- When the user enables the TMU0 support option, the compiler automatically defines the macro `__TMS320C28XX_TMU__`. It can be used to switch between TMU and non-TMU variants of the functions in the library. For example, the magnitude function has two variants, `_f32_mag` and `CFFFT_f32_mag_TMU0`, the user can use the compiler defined macro to switch between them, as follows

```
#ifndef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFFT_f32_mag_TMU0(hnd_cfft);
#else
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFFT_f32_mag(hnd_cfft);
#endif
```

5 Application Programming Interface (FPU)

FFT Routines

Windowing for the Complex Fast Fourier Transform	21
Complex Fast Fourier Transform	25
Complex Fast Fourier Transform (Unaligned)	29
Complex Fast Fourier Transform Magnitude	32
Complex Fast Fourier Transform Magnitude (Scaled)	35
Complex Fast Fourier Transform Phase	38
Complex Fast Fourier Transform Twiddle Factors	41
Inverse Complex Fast Fourier Transform	43
Windowing for the Real Fast Fourier Transform	46
Real Fast Fourier Transform	49
Real Fast Fourier Transform (Unaligned)	54
Real Fast Fourier Transform with ADC Input	57
Real Fast Fourier Transform with ADC Input (Unaligned)	62
Real Fast Fourier Transform Magnitude	65
Real Fast Fourier Transform Magnitude (Scaled)	68
Real Fast Fourier Transform Phase	71
Real Fast Fourier Transform Twiddle Factors	74
Finite Impulse Response Filter	76

Vector and Matrix Routines

Absolute Value of a Complex Vector	80
Absolute Value of an Even Length Complex Vector	81
Absolute Value of a Complex Vector (TMU0)	82
Addition (Element-Wise) of a Complex Scalar to a Complex Vector	84
Addition of Two Complex Vectors	86
Inverse Absolute Value of a Complex Vector	88
Inverse Absolute Value of an Even Length Complex Vector	90
Inverse Absolute Value of a Complex Vector (TMU0)	92
Multiply-and-Accumulate of a Real Vector and a Complex Vector	94
Multiply-and-Accumulate of a Real Vector (Signed 16-bit Integer) and a Complex Vector (Single Precision Float)	96
Index of Maximum Value of an Even Length Real Array	98
Mean of Real and Imaginary Parts of a Complex Vector	99
Median of a Real Valued Array of Floats (Preserved Inputs)	101
Median of a real array of floats	103
Complex Multiply of Two Floating Point Numbers	104
Complex Multiply of Two Complex Vectors	106
Multiplication of a Complex Vector and the Complex Conjugate of another Vector	108
Multiplication of a Real scalar and a Real Vector	110
Multiplication of a Real Scalar, a Real Vector, and another Real Vector	111
Multiplication of a Real Vector and a Complex Vector	112
Multiplication of a Real Vector and a Real Vector	114
Sort an Array of Floats	116
Rounding (Unbiased) of a Floating Point Scalar	117
Subtraction of a Complex Scalar from a Complex Vector	118
Subtraction of a Complex Vector and another Complex Vector	120

Math Routines

Fast Square Root 122

Utility Routines

Optimized Memory Copy 123
Optimized Memory Copy (Far Memory) 124
Optimized Memory Set 126

The following functions are included in this release of the FPU Library. The source code for these functions can be found in the *source/C28x_FPU_LIB* folder.

DSP	
CFFT_f32	void CFFT_f32(CFFT_F32_STRUCT *);
CFFT_f32t	void CFFT_f32t(CFFT_F32_STRUCT *);
CFFT_f32u	void CFFT_f32u(CFFT_F32_STRUCT *);
CFFT_f32ut	void CFFT_f32ut(CFFT_F32_STRUCT *);
CFFT_f32_mag	void CFFT_f32_mag(CFFT_F32_STRUCT *);
CFFT_f32_mag_TMU0	void CFFT_f32_mag_TMU0(CFFT_F32_STRUCT *);
CFFT_f32s_mag	void CFFT_f32s_mag(CFFT_F32_STRUCT *);
CFFT_f32s_mag_TMU0	void CFFT_f32s_mag_TMU0(CFFT_F32_STRUCT *);
CFFT_f32_phase	void CFFT_f32_phase(CFFT_F32_STRUCT *);
CFFT_f32_phase_TMU0	void CFFT_f32_phase_TMU0(CFFT_F32_STRUCT *);
CFFT_f32_sincostable	void CFFT_f32_sincostable(CFFT_F32_STRUCT *);
CFFT32_f32_win	void CFFT32_f32_win(float *, float *, uint16_t);
CFFT32_f32_win_dual	void CFFT32_f32_win_dual(float *, float *, uint16_t);
ICFFT_f32	void ICFFT_f32(CFFT_F32_STRUCT *);
ICFFT_f32t	void ICFFT_f32t(CFFT_F32_STRUCT *);
RFFT_f32	void RFFT_f32(RFFT_F32_STRUCT *);
RFFT_f32u	void RFFT_f32u(RFFT_F32_STRUCT *);
RFFT_adc_f32	void RFFT_adc_f32(RFFT_ADC_F32_STRUCT *);
RFFT_adc_f32u	void RFFT_adc_f32u(RFFT_ADC_F32_STRUCT *);
RFFT_f32_mag	void RFFT_f32_mag(RFFT_F32_STRUCT *);
RFFT_f32_mag_TMU0	void RFFT_f32_mag_TMU0(RFFT_F32_STRUCT *);
RFFT_f32s_mag	void RFFT_f32s_mag(RFFT_F32_STRUCT *);
RFFT_f32s_mag_TMU0	void RFFT_f32s_mag_TMU0(RFFT_F32_STRUCT *);
RFFT_f32_phase	void RFFT_f32_phase(RFFT_F32_STRUCT *);
RFFT_f32_phase_TMU0	void RFFT_f32_phase_TMU0(RFFT_F32_STRUCT *);
RFFT_f32_sincostable	void RFFT_f32_sincostable(RFFT_F32_STRUCT *);
RFFT_f32_win	void RFFT_f32_win(float *, float *, uint16_t);
Filter	
FIR_f32	void FIR_FP_calc(FIR_FP_handle);
Matrix and Vector	
abs_SP_CV	void abs_SP_CV(float32 *, const complex_float *, const Uint16);
abs_SP_CV_2	void abs_SP_CV_2(float32 *, const complex_float *, const Uint16);
abs_SP_CV_TMU0	void abs_SP_CV_TMU0(float32 *, const complex_float *, const Uint16);
add_SP_CSxCV	void add_SP_CSxCV(complex_float *, const complex_float *, const complex_float, const Uint16);
add_SP_CVxCV	void add_SP_CVxCV(complex_float *, const complex_float *, const complex_float *, const Uint16);
iabs_SP_CV	void iabs_SP_CV(float32 *, const complex_float *, const Uint16);
iabs_SP_CV_2	void iabs_SP_CV_2(float32 *, const complex_float *, const Uint16);
iabs_SP_CV_TMU0	void iabs_SP_CV_TMU0(float32 *, const complex_float *, const Uint16);

Continued on next page

Table 5.1 – continued from previous page

mac_SP_RVxCV	complex_float mac_SP_RVxCV(const complex_float *, const float *, const uint16_t);
mac_SP_i16RVxCV	complex_float mac_SP_i16RVxCV(const complex_float *, const int16_t *, const uint16_t);
maxidx_SP_RV_2	Uint16 maxidx_SP_RV_2(float32 *, Uint16);
mean_SP_CV_2	complex_float mean_SP_CV_2(const complex_float *, const Uint16);
median_noreorder_SP_RV	float32 median_noreorder_SP_RV(const float32 *, Uint16);
median_SP_RV	float32 median_SP_RV(float32 *, Uint16);
mpy_SP_CSxCS	complex_float mpy_SP_CSxCS(complex_float, complex_float);
mpy_SP_CVxCV	void mpy_SP_CVxCV(complex_float *, const complex_float *, const complex_float *, const Uint16);
mpy_SP_CVxCVC	void mpy_SP_CVxCVC(complex_float *, const complex_float *, const complex_float *, const Uint16);
mpy_SP_RSxRV_2	void mpy_SP_RSxRV_2(float32 *, const float32 *, const float32, const Uint16);
mpy_SP_RSxRVxRV_2	void mpy_SP_RSxRVxRV_2(float32 *, const float32 *, const float32 *, const float32, const Uint16);
mpy_SP_RVxCV	void mpy_SP_RVxCV(complex_float *, const complex_float *, const float32 *, const Uint16);
mpy_SP_RVxRV_2	void mpy_SP_RVxRV_2(float32 *, const float32 *, const float32 *, const Uint16);
qsort_SP_RV	void qsort_SP_RV(void *, Uint16);
rnd_SP_RS	float32 rnd_SP_RS(float32);
sub_SP_CSxCV	void sub_SP_CSxCV(complex_float *, const complex_float *, const complex_float, const Uint16);
sub_SP_CVxCV	void sub_SP_CVxCV(complex_float *, const complex_float *, const complex_float *, const Uint16);
Math	
__ffsqrtrf	inline static float32 __ffsqrtrf(float32 x);
Utility	
memcpy_fast	void memcpy_fast(void *, const void *, Uint16);
memcpy_fast_far	void memcpy_fast_far(volatile void* , volatile const void* , uint16_t);
memset_fast	void memset_fast(void*, int16, Uint16);

Table 5.1: List of Functions

The examples for each was built using **CGT v6.4.4** with the following options:

```
-v28 -mt -ml -g --diag_warning=225 --float_support=fpu32 --tmu_support=tmu0
--define=CPU1
```

Each example has at least two build configurations, **RAM** and **FLASH**. Certain examples like the FFT have additional build configurations that demonstrate the TMU variants of certain functions, or the use of the fast RTS support library to speed up phase calculations.

Certain functions can be redefined to their TMU alternatives in order to maintain legacy code functionality. For example,

```
#ifdef __TMS320C28XX_TMU__
#define CFFT_f32_mag    CFFT_f32_mag_TMU0
#warn "Legacy function has been redefined to its TMU variant"
#endif //__TMS320C28XX_TMU__
```

The macro **__TMS320C28XX_TMU__** is defined by the compiler when the `tmu_support` option is set to `tmu0`.

In order to highlight the interleaving ability of the compiler for the fast square root function, its example was built with the options

```
-v28 -mt -ml -g -O2 --diag_warning=225 --optimize_with_debug
--float_support=fpu32
```

Each example has a script **SetupDebugEnv.js** that can be used with the scripting console in CCS to setup the watch windows and graphs automatically in the debug session. Please see [CCS4:Scripting Console](#) for more information

5.1 Windowing for the Complex Fast Fourier Transform

Description:

This module applies a window to the input of the complex FFT. There are two variants of this function: *CFFT_f32_win*, which applies the N point window to just the real part of the complex input data, and *CFFT_f32_win_dual* which applies the $\frac{N}{2}$ point window to both the real and imaginary parts of an N point complex input data. There are several windows provided in this release, namely:

1. barthannwin
2. bartlett
3. blackman
4. blackmanharris
5. bohmanwin
6. chebwin
7. flattopwin
8. gausswin
9. hamming
10. hann
11. kaiser
12. nuttallwin
13. parzenwin
14. rectwin
15. taylorwin
16. triang
17. tukeywin

Each window has its own header file in the include folder, of the format: *fpu_fft_<window>.h*. The MATLAB script, "C28xFPULib_Window_Generator.m", used to generate these files is included under `examples\fft\2837x_WindowedCFFT\matlab`; the script generates the windows using their default arguments, the user may choose to modify the script to generate specific windows with non-default arguments.

A fairly simple MATLAB script to generate a single window of a particular size can be accomplished with the following code snippet:

```

fid = fopen('output.txt','W');           % Open the output file
%*****
% Hamming 32 pt.                         *
%*****
N=32;                                     % Window length
string='Hamming32';                       % Header string
%-----
x=hamming(N);                             % Create the window
x=x(1:N/2);                               % Only need 1st half of data
fprintf(fid,'%s\n',string);               % Write header information
fprintf(fid,'%f',x);                       % Write the output to the file
fprintf(fid,'\n\n');                       % Insert a couple of linefeeds
%*****

```

```
fclose(fid); % Close the output file
```

Header File:

```
fpu_cfft.h
```

Declaration:

```
void CFFT32_f32_win(float *pBuffer, float *pWindow, uint16_t size);  
void CFFT32_f32_win_dual(float *pBuffer, float *pWindow, uint16_t size);
```

Usage:

Both functions takes three arguments

pBuffer :

pointer to the buffer that has the N point complex data

pWindow :

pointer to the window that has the N/2 point window coefficients

size :

size of the input buffer, that is, the buffer to be windowed

Since the windows are symmetrical, we only need the first $\frac{N}{2}$ points. The algorithm is done in two sweeps - applying the $\frac{N}{2}$ window coefficients to the first $\frac{N}{2}$ complex input points, and then sweeping back over the window coefficients and applying them in reverse to the next $\frac{N}{2}$ points. For the case of *CFFT32_f32_win*, each window coefficient is applied to only the real data, while for *CFFT_f32_win_dual* each window coefficient is applied to both the real and imaginary part of the data point.

Alignment Requirements:

None

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The windows, being symmetrical, needs only be $\frac{N}{2}$ -points long when applied to an N point complex data stream.

Example:

The following sample code obtains the FFT magnitude.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES    7
#define CFFT_SIZE      (1 << CFFT_STAGES)

/* CFFTin1Buff section to 4*FFT_SIZE in the linker file */
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float CFFTin1Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTin2Buff, "CFFTdata2");
float CFFTin2Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTF32Coef, "CFFTdata4");
float CFFTF32Coef[CFFT_SIZE];
const float CFFTwindow[CFFT_SIZE/2] = BARTHANN128;

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    hnd_cfft->InPtr    = CFFTin1Buff;    // Input data buffer
    hnd_cfft->OutPtr   = CFFToutBuff;   // FFT output buffer
    hnd_cfft->CoefPtr  = CFFTF32Coef;   // Twiddle factor buffer
    hnd_cfft->FFTSize = CFFT_SIZE;      // FFT length
    hnd_cfft->Stages  = CFFT_STAGES;    // FFT Stages
    ... ..
    CFFT_f32_sincostable(hnd_cfft);     // Initialize twiddle buffer
    // Apply the window
    #if (TEST_INPUT_REAL == 1)
        CFFT_f32_win(&CFFTin1Buff[0], (float *)&CFFTwindow, CFFT_SIZE);
    #else // (TEST_INPUT_COMPLEX == 1)
        CFFT_f32_win_dual(&CFFTin1Buff[0], (float *)&CFFTwindow, CFFT_SIZE);
    #endif // (TEST_INPUT_REAL == 1)
        CFFT_f32(hnd_cfft);             // Calculate output
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

Function	FFTSize	C-Callable ASM (Cycle Count)
CFFT_f32_win	32	153
	64	281
	128	537
	256	1049
	512	2073
	1024	4121
CFFT_f32_win_dual	32	273
	64	529
	128	1041
	256	2065
	512	4113
	1024	8209

Table 5.2: Benchmark Information

5.2 Complex Fast Fourier Transform

Description:

This module computes a 32-bit floating-point complex FFT including input bit reversing. This version of the function requires input buffer memory alignment. If you do not wish to align the input buffer, then use the **CFFT_f32u** function.

The user also has the option to use statically generated tables, provided with the library, instead of generating the tables at run-time. An alternate version of the FFT function, **CFFT_f32t**, is required when using the tables. The table lookup method is limited to a maximum of 1024 point complex FFT. Refer to the CFFT example, and the **FLASH_TMU0_TABLES** build configuration specifically, to see what changes are required to the code and to the linker command file.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32 (CFFT_F32_STRUCT *)
void CFFT_f32t (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the CFFT_f32 function:

```
typedef struct {
    float32    *InPtr;
    float32    *OutPtr;
    float32    *CoefPtr;
    float32    *CurrentInPtr;
    float32    *CurrentOutPtr;
    Uint16     Stages;
    Uint16     FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element

Alignment Requirements:

The input buffer must be aligned to a multiple of the $2*FFTSize*sizeof(float)$ i.e. $4*FFTSize$. For example, if the **FFTSize** is 128 you must align the buffer corresponding to **InPtr** to $4*128 = 512$. An alignment to a smaller value will not work for the 128-pt complex FFT.

To align the input buffer, use the **DATA_SECTION** pragma to assign the buffer to a code section and then align the buffer to the proper offset in the linker command file. In this code example the buffer is assigned to the CFFTin1Buff section.

```
#define CFFT_STAGES    7
#define CFFT_SIZE     (1 << CFFT_STAGES)

//Buffer alignment for the input array,
//CFFT_f32u (optional), CFFT_f32 (required)
//Output of FFT overwrites input if
//CFFT_STAGES is ODD
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float    CFFTin1Buff[CFFT_SIZE*2];
```

In the project's linker command file, the **CFFTdata1** section is then aligned to a multiple of the **FFTSize** as shown below:

Item	Description	Format	Comment
InPtr	Input data	Pointer to 32-bit float array	2*FFTSize in length. Input buffer alignment is required. Refer to the alignment section.
OutPtr	Output buffer	Pointer to 32-bit float array	2*FFTSize in length.
CoefPtr	Twiddle factors	Pointer to 32-bit float array	Calculate using CFFT_f32_cossintable () or point to the statically generated tables when using the CFFT_f32t variant. The size of this buffer depends on the size of the FFT 0.75*FFTSize.
CurrentInPtr	Output Buffer	Pointer to 32-bit float array	Result of CFFT_f32. This buffer can then be used as the input to the magnitude and phase calculations. The output order for FFTSize = N is: <pre> CurrentInPtr[0] = real[0] CurrentInPtr[1] = imag[0] CurrentInPtr[2] = real[1] ... CurrentInPtr[N] = real[N/2] CurrentInPtr[N+1] = imag[N/2] ... CurrentInPtr[2N-3] = imag[N-2] CurrentInPtr[2N-2] = real[N-1] CurrentInPtr[2N-1] = imag[N-1] </pre>
CurrentOutPtr	Output Buffer	Pointer to 32-bit float array	Result of N-1 stage complex FFT.
Stages	Number of stages	uint16_t	Stages = log2(FFTSize). Must be larger than 3.
FFTSize	FFT size	uint16_t	Must be a power of 2 greater than or equal to 8.

Table 5.3: Elements of the Data Structure

```
CFFTDatal          : > RAML4,          PAGE = 1, ALIGN(512)
```

The buffers referenced by **InPtr** and **OutPtr** are used in ping-pong fashion. At the first stage of the FFT **InPtr** and **CurrentInPtr** both point to the input buffer and **OutPtr** and **CurrentOutPtr** point to the same output buffer. After bit reversing the input and computing the stage 1 butterflies the output is stored at the location pointed to be **cfft.CurrentOutPtr**. The next step is to switch the pointer **cfft.CurrentInPtr** with **cfft.CurrentOutPtr** so that the output from the n^{th} stage becomes the input to the $n + 1^{th}$ stage while the previous (n^{th}) stage's input buffer will be used as the output for the $n + 1^{th}$ stage. In this manner the **CurrentInPtr** and **CurrentOutPtr** are switched successively for each FFT stage. Therefore, If the number of stages is odd then at the end of all the coputation we get:

$$\text{currentInPtr} = \text{InPtr}, \text{currentOutPtr} = \text{OutPtr}.$$

If number of stages is even then,

$$\text{currentInPtr} = \text{OutPtr}, \text{currentOutPtr} = \text{InPtr}.$$

	Stage3	Stage4	Stage5	...	Stage N	
					N = odd	N = even
InPtr (Buf1)	CurrentInPtr	CurrentOutPtr	CurrentInPtr	...	CurrentInPtr	CurrentOutPtr
OutPtr (Buf2)	CurrentOutPtr	CurrentInPtr	CurrentOutPtr	...	CurrentOutPtr	CurrentInPtr
Result Buf	Buf1	Buf2	Buf1	...	Buf1	Buf2

Table 5.4: Input and Output Buffer Pointer Allocations

Notes:

1. This function is not re-entrant as it uses global variables to store arguments; these will be overwritten if the function is invoked while it is currently processing.
2. If the input buffer is not properly aligned, then the output will be unpredictable.
3. If you do not wish to align the input buffer, then you must use the `CFFT_f32u` (or `CFFT_f32ut` with the tables) function. This version of the function does not have any input buffer alignment requirements. Using `CFFT_f32u` (or `CFFT_f32ut`) will, however, result in lower cycle performance.
4. All buffers and stack are placed in internal memory (zero-wait states in data space).

Example:

The following sample code obtains the complex FFT of the input.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES 7
#define CFFT_SIZE (1 << CFFT_STAGES)

// Align CFFTinlBuff section to 4*FFT_SIZE word boundary in the linker file
#pragma DATA_SECTION(CFFTinlBuff, "CFFTdata1");
float CFFTinlBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTF32Coef, "CFFTdata4");
float CFFTF32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

#ifdef USE_TABLES
//Linker defined variables
extern uint16_t FTTwiddlesRunStart;
extern uint16_t FTTwiddlesLoadStart;
extern uint16_t FTTwiddlesLoadSize;
#endif //USE_TABLES

main()
{
    //Input/output or middle stage of ping-pong buffer
    hnd_cfft->InPtr = CFFTinlBuff;
    //Output or middle stage of ping-pong buffer
    hnd_cfft->OutPtr = CFFToutBuff;
    hnd_cfft->Stages = CFFT_STAGES; // FFT stages
    hnd_cfft->FFTSize = CFFT_SIZE; // FFT size
    ... ..
}
```

```

#ifdef USE_TABLES
    hnd_cfft->CoefPtr = CFFT_f32_twiddleFactors; // Twiddle factor table
    CFFT_f32t(hnd_cfft); // Calculate FFT
#else
    hnd_cfft->CoefPtr = CFFTF32Coef; //Twiddle factor table
    CFFT_f32_sincostable(hnd_cfft); // Calculate twiddle factor
    CFFT_f32(hnd_cfft); // Calculate FFT
#endif //USE_TABLES
}

```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function**

FFTSize	C-Callable ASM (Cycle Count)	
	CFFT_f32	CFFT_f32t
32	1116	1116
64	2326	2326
128	5024	5024
256	11018	11018
512	24243	24243
1024	53213	53213

Table 5.5: Benchmark Information

5.3 Complex Fast Fourier Transform (Unaligned)

Description:

This module computes a 32-bit floating-point complex FFT including input bit reversing. This version of the function does not have any buffer alignment requirements. If you can align the input buffer, then use the **CFFT_f32** function for improved performance.

The user also has the option to use statically generated tables, provided with the library, instead of generating the tables at run-time. An alternate version of the FFT function, **CFFT_f32ut**, is required when using the tables. The table lookup method is limited to a maximum of 1024 point complex FFT. Refer to the **CFFT_Unaligned_ScaledMagnitude** example, and the **FLASH_TMU0_TABLES** build configuration specifically, to see what changes are required to the code and to the linker command file.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32u (CFFT_F32_STRUCT *)
void CFFT_f32ut (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the **CFFT_f32** function. It is the same structure described in the **CFFT_f32** section:

```
typedef struct {
    float32    *InPtr;
    float32    *OutPtr;
    float32    *CoefPtr;
    float32    *CurrentInPtr;
    float32    *CurrentOutPtr;
    Uint16     Stages;
    Uint16     FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element with the exception that the **input buffer does not require alignment**.

Alignment Requirements:

None

Notes:

1. This function is not re-entrant as it uses global variables to store arguments; these will be overwritten if the function is invoked while it is currently processing.
2. If you can align the input buffer to a $4*FFTSize$, then consider using the **CFFT_f32**, or **CFFT_f32t**, function which has input buffer alignment requirements, but it is more cycle efficient.
3. All buffers and stack are placed in internal memory (zero-wait states in data space).

Example:

The following sample code obtains the complex FFT of the input.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES 7
#define CFFT_SIZE (1 << CFFT_STAGES)

float CFFTin1Buff[CFFT_SIZE*2];
float CFFTin2Buff[CFFT_SIZE*2];
float CFFToutBuff[CFFT_SIZE*2];
float CFFTF32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

#ifdef USE_TABLES
//Linker defined variables
extern uint16_t FTTwiddlesRunStart;
extern uint16_t FTTwiddlesLoadStart;
extern uint16_t FTTwiddlesLoadSize;
#endif //USE_TABLES

main()
{
    //Input/output or middle stage of ping-pong buffer
    hnd_cfft->InPtr = CFFTin1Buff;
    //Output or middle stage of ping-pong buffer
    hnd_cfft->OutPtr = CFFToutBuff;
    hnd_cfft->Stages = CFFT_STAGES; // FFT stages
    hnd_cfft->FFTSize = CFFT_SIZE; // FFT size
#ifdef USE_TABLES
    hnd_cfft->CoefPtr = CFFT_f32_twiddleFactors; //Twiddle factor table
    CFFT_f32ut(hnd_cfft); // Calculate FFT
#else
    hnd_cfft->CoefPtr = CFFTF32Coef; //Twiddle factor table
    CFFT_f32_sincostable(hnd_cfft); // Calculate twiddle factor
    CFFT_f32u(hnd_cfft); // Calculate FFT
#endif //USE_TABLES
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function**

FFTSize	C-Callable ASM (Cycle Count)	
	CFFT_f32u	CFFT_f32ut
32	1346	1346
64	2780	2780
128	5926	5926
256	12816	12816
512	27833	27833
1024	60387	60387

Table 5.6: Benchmark Information

5.4 Complex Fast Fourier Transform Magnitude

Description:

This module computes the complex FFT magnitude. The output from **CFFT_f32_mag** matches the magnitude output from the FFT found in common mathematics software and Code Composer Studio FFT graphs.

If instead a normalized magnitude like that performed by the fixed-point TMS320C28x IQmath FFT library is required, then the **CFFT_f32s_mag** function can be used. In fixed-point algorithms scaling is performed to avoid overflowing data. Floating-point calculations do not need this scaling to avoid overflow and therefore the **CFFT_f32_mag** function can be used instead.

For devices that have the TMU accelerator, use the faster **CFFT_f32_mag_TMU0**, or **CFFT_f32s_mag_TMU0** when scaling is required.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32_mag (CFFT_F32_STRUCT *)
void CFFT_f32_mag_TMU0 (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the **CFFT_f32_mag** function. It is the same structure described in the **CFFT_f32** section:

```
typedef struct {
    float32    *InPtr;
    float32    *OutPtr;
    float32    *CoefPtr;
    float32    *CurrentInPtr;
    float32    *CurrentOutPtr;
    Uint16     Stages;
    Uint16     FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element.

Alignment Requirements:

The Magnitude buffer requires no alignment but the input buffer to the complex FFT routine will need alignment if using the **CFFT_f32()** or **CFFT_f32s()**.

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The code for the sqrt function (FPUfastRTS library) is replicated within the body of the magnitude function, therefore, there is no need to explicitly call the sqrt() from either the standard RTS or FastRTS libraries.
3. For devices that have the TMU0 option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the **CFFT_f32_mag_TMU0()** that can be used when the **-tmu_support** option in the project compiler settings is set to **tmu0**. The TMU supported routine is the fastest among all three variants.

Example:

The following sample code obtains the complex FFT magnitude.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES    7
#define CFFT_SIZE      (1 << CFFT_STAGES)

// Align CFFTin1Buff section to 4*FFT_SIZE word boundary in the linker file
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float CFFTin1Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTin2Buff, "CFFTdata2");
float CFFTin2Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTF32Coef, "CFFTdata4");
float CFFTF32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    //Input/output or middle stage of ping-pong buffer
    hnd_cfft->InPtr    = CFFTin1Buff;
    //Output or middle stage of ping-pong buffer
    hnd_cfft->OutPtr   = CFFToutBuff;
    hnd_cfft->Stages   = CFFT_STAGES; // FFT stages
    hnd_cfft->FFTSize  = CFFT_SIZE;   // FFT size
    hnd_cfft->CoefPtr  = CFFTF32Coef; //Twiddle factor table
    CFFT_f32_sincostable(hnd_cfft); // Calculate twiddle factor
    CFFT_f32(hnd_cfft); // Calculate FFT
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFT_f32_mag_TMU0(hnd_cfft);
#else
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFT_f32_mag(hnd_cfft);
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)	
	Standard	TMU0 Support
32	599	178
64	1175	338
128	2327	658
256	4631	1298
512	9239	2578
1024	18455	5138

Table 5.7: Benchmark Information

5.5 Complex Fast Fourier Transform Magnitude (Scaled)

Description:

This module computes the scaled complex FFT magnitude. The scaling is $\frac{1}{\sqrt{2^{FFT_STAGES-1}}}$, and is done to match the normalization performed by the fixed-point TMS320C28x IQmath FFT library for overflow avoidance. Floating-point calculations do not need this scaling to avoid overflow and therefore the **CFFT_f32_mag** function can be used instead. The output from CFFT_f32_mag matches the magnitude output from the FFT found in common mathematics software and Code Composer Studio FFT graphs.

For devices that have the TMU accelerator, use the faster **CFFT_f32s_mag_TMU0**.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32s_mag (CFFT_F32_STRUCT *)
void CFFT_f32s_mag_TMU0 (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the CFFT_f32s_mag function. It is the same structure described in the **CFFT_f32** section:

```
typedef struct {
    float32 *InPtr;
    float32 *OutPtr;
    float32 *CoefPtr;
    float32 *CurrentInPtr;
    float32 *CurrentOutPtr;
    Uint16 Stages;
    Uint16 FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element

Alignment Requirements:

The Magnitude buffer requires no alignment but the input buffer to the complex FFT routine will need alignment if using the **CFFT_f32()**.

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The code for the sqrt function (FPUfastRTS library) is replicated within the body of the magnitude function, therefore, there is no need to explicitly call the sqrt() from either the standard RTS or FastRTS libraries.
3. For devices that have the TMU0 option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the **CFFT_f32_mag_TMU0()** that can be used when the **-tmu_support** option in the project compiler settings is set to **tmu0**. The TMU supported routine is the fastest among all three variants.

Example:

The following sample code obtains the scaled FFT magnitude.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES    7
#define CFFT_SIZE      (1 << CFFT_STAGES)

// Align CFFTin1Buff section to 4*FFT_SIZE word boundary in the linker file
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float CFFTin1Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTin2Buff, "CFFTdata2");
float CFFTin2Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTf32Coef, "CFFTdata4");
float CFFTf32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    hnd_cfft->InPtr    = CFFTin1Buff; // Input data buffer
    hnd_cfft->OutPtr   = CFFToutBuff; // FFT output buffer
    hnd_cfft->CoefPtr  = CFFTf32Coef; // Twiddle factor buffer
    hnd_cfft->FFTSize  = CFFT_SIZE;   // FFT length
    hnd_cfft->Stages   = CFFT_STAGES; // FFT Stages
    ... ..
    CFFT_f32_sincostable(hnd_cfft); // Initialize twiddle buffer
    CFFT_f32(hnd_cfft);             // Calculate output
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
        // properties
        // Calculate magnitude, result stored in CurrentOutPtr
        CFFT_f32s_mag_TMU0(hnd_cfft);
#else
        // Calculate magnitude, result stored in CurrentOutPtr
        CFFT_f32s_mag(hnd_cfft);
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)	
	Standard	TMU0 Support
32	664	225
64	1278	406
128	2500	763
256	4938	1472
512	9808	2885
1024	19542	5706

Table 5.8: Benchmark Information

5.6 Complex Fast Fourier Transform Phase

Description:

This module computes FFT Phase. For devices that have the TMU accelerator, use the faster **CFFT_f32_phase_TMU0**.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32_phase (CFFT_F32_STRUCT *)
void CFFT_f32_phase_TMU0 (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the CFFT_f32_phase function. It is the same structure described in the **CFFT_f32** section:

```
typedef struct {
    float32    *InPtr;
    float32    *OutPtr;
    float32    *CoefPtr;
    float32    *CurrentInPtr;
    float32    *CurrentOutPtr;
    Uint16     Stages;
    Uint16     FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element.

Alignment Requirements:

The Phase buffer requires no alignment but the input buffer to the complex FFT routine will need alignment if using the **CFFT_f32()** or **CFFT_f32t()**.

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The phase function calls the atan2 function in the runtime-support library.
3. The use of the sqrt function in the FPUfastRTS library will speed up this routine. The example for the CFFT has an alternate build configuration((RAM_FASTRTS and FLASH_FASTRTS) where the rts2800_fpu32_fast_supplement.lib is used in place of the standard runtime library rts2800_fpu32.lib.
4. For devices that have the TMU0 option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the *CFFT_f32_phase_TMU0()* that can be used when the *-tmu_support* option in the project compiler settings is set to *tmu0*. The TMU supported routine is the fastest among all three variants.

Example:

The following sample code obtains the Complex FFT phase.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES 7
#define CFFT_SIZE (1 << CFFT_STAGES)

// Align CFFTin1Buff section to 4*FFT_SIZE word boundary in the linker file
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float CFFTin1Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTin2Buff, "CFFTdata2");
float CFFTin2Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTf32Coef, "CFFTdata4");
float CFFTf32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    hnd_cfft->InPtr = CFFTin1Buff; // Input data buffer
    hnd_cfft->OutPtr = CFFToutBuff; // FFT output buffer
    hnd_cfft->CoefPtr = CFFTf32Coef; // Twiddle factor buffer
    hnd_cfft->FFTSize = CFFT_SIZE; // FFT length
    hnd_cfft->Stages = CFFT_STAGES; // FFT Stages
    ... ..
    CFFT_f32_sincostable(hnd_cfft); // Initialize twiddle buffer
    CFFT_f32(hnd_cfft); // Calculate output
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFT_f32s_mag_TMU0(hnd_cfft);
#else
    // Calculate magnitude, result stored in CurrentOutPtr
    CFFT_f32s_mag(hnd_cfft);
#endif
    hnd_cfft->CurrentOutPtr=CFFTin2Buff;
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    //properties
    // Calculate phase, result stored in CurrentOutPtr
    CFFT_f32_phase_TMU0(hnd_cfft);
#else
    // Calculate phase, result stored in CurrentOutPtr
    CFFT_f32_phase(hnd_cfft);
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)		
	Standard Runtime Lib	Fast Runtime Lib	TMU0 Support
32	29734	1839	249
64	63223	3663	473
128	110204	7311	921
256	242449	14607	1817
512	485200	29199	3609
1024	1001691	58383	7193

Table 5.9: Benchmark Information

5.7 Complex Fast Fourier Transform Twiddle Factors

Description:

This module generates the twiddle factors used by the complex FFT. For a given FFT size, N , this routine generates $0.75 * N$ twiddle factors.

Header File:

fpu_cfft.h

Declaration:

```
void CFFT_f32_sincostable (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the CFFT_f32_sincostable function. It is the same structure described in the **CFFT_f32** section:

```
typedef struct {  
    float32    *InPtr;  
    float32    *OutPtr;  
    float32    *CoefPtr;  
    float32    *CurrentInPtr;  
    float32    *CurrentOutPtr;  
    Uint16     Stages;  
    Uint16     FFTSize;  
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element.

Alignment Requirements:

None

Example:

The following sample code obtains the scaled FFT magnitude.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES    7
#define CFFT_SIZE      (1 << CFFT_STAGES)

// Align CFFTinlBuff section to 4*FFT_SIZE word boundary in the linker file
#pragma DATA_SECTION(CFFTinlBuff, "CFFTdata1");
float CFFTinlBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata3");
float CFFToutBuff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTF32Coef, "CFFTdata4");
float CFFTF32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    hnd_cfft->InPtr    = CFFTinlBuff; // Input data buffer
    hnd_cfft->OutPtr   = CFFToutBuff; // FFT output buffer
    hnd_cfft->CoefPtr  = CFFTF32Coef; // Twiddle factor buffer
    hnd_cfft->FFTSize  = CFFT_SIZE;   // FFT length
    hnd_cfft->Stages   = CFFT_STAGES; // FFT Stages
    ... ..
    CFFT_f32_sincostable(hnd_cfft); // Initialize twiddle buffer
    CFFT_f32(hnd_cfft);             // Calculate output
}
```

Benchmark Information:

The CFFT_f32_sincostable function is written in C and not optimized.

5.8 Inverse Complex Fast Fourier Transform

Description:

This module computes a 32-bit floating-point Inverse complex FFT . This version of the function requires input buffer memory alignment.

Header File:

fpu_cfft.h

Declaration:

```
void ICFFT_f32 (CFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the CFFT_f32 function:

```
typedef struct {
    float32    *InPtr;
    float32    *OutPtr;
    float32    *CoefPtr;
    float32    *CurrentInPtr;
    float32    *CurrentOutPtr;
    Uint16     Stages;
    Uint16     FFTSize;
} CFFT_F32_STRUCT;
```

Table 5.3 describes each element.

Alignment Requirements:

The input buffer must be aligned to a multiple of the $2*FFTSize*sizeof(float)$ i.e. $4*FFTSize$. For example, if the **FFTSize** is 256 you must align the buffer corresponding to **InPtr** to $4*256 = 1024$. A smaller alignment will not work for a 256 IFFT.

To align the input buffer, use the **DATA_SECTION** pragma to assign the buffer to a code section and then align the buffer to the proper offset in the linker command file. In this code example the buffer is assigned to the **INBUF** section.

```
#define CFFT_STAGES    8
#define CFFT_SIZE     (1 << CFFT_STAGES)

// FFT input data buffer, alignment require
// Output of ICFFT overwrites input if
// CFFT_STAGES is ODD
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1")
float32 CFFTin1Buff[CFFT_SIZE*2];
```

In the project's linker command file, the **INBUF** section is then aligned to a multiple of the **FFTSize** as shown below:

```
CFFTdata1      : > RAML4,      PAGE = 1, ALIGN(1024)
```

The buffers referenced by **InPtr** and **OutPtr** are used in ping-pong fashion. At the first stage of the IFFT **InPtr** and **CurrentInPtr** both point to the input buffer and **OutPtr** and **CurrentOutPtr** point to the same output buffer. After bit reversing the input and computing the stage 1 butterflies the output is stored at the location pointed to be **cfft.CurrentOutPtr**. The next step is

to switch the pointer `currentInPtr` with `currentOutPtr` so that the output from the n^{th} stage becomes the input to the $n + 1^{th}$ stage while the previous (n^{th}) stage's input buffer will be used as the output for the $n + 1^{th}$ stage. In this manner the `CurrentInPtr` and `CurrentOutPtr` are switched successively for each IFFT stage. Therefore, if the number of stages is odd then at the end of all the computation we get:

`currentInPtr=InPtr, currentOutPtr=OutPtr.`

If number of stages is even then,

`currentInPtr=OutPtr, currentOutPtr=InPtr.`

	Stage3	Stage4	Stage5	...	Stage N	
					N = odd	N = even
InPtr (Buf1)	CurrentInPtr	CurrentOutPtr	CurrentInPtr	...	CurrentInPtr	CurrentOutPtr
OutPtr (Buf2)	CurrentOutPtr	CurrentInPtr	CurrentOutPtr	...	CurrentOutPtr	CurrentInPtr
Result Buf	Buf1	Buf2	Buf1	...	Buf1	Buf2

Table 5.10: Input and Output Buffer Pointer Allocations

Notes:

1. This function is not re-entrant as it uses global variables to store arguments; these will be overwritten if the function is invoked while it is currently processing.
2. If the input buffer is not properly aligned, then the output will be unpredictable.
3. All buffers and stack are placed in internal memory (zero-wait states in data space).

Example:

The following sample code obtains the complex FFT of the input.

```
#include "fpu\_cfft.h"
#define CFFT_STAGES      8
#define CFFT_SIZE       (1 << CFFT_STAGES)

/* CFFTin1Buff section to 4*FFT_SIZE in the linker file      */
#pragma DATA_SECTION(CFFTin1Buff, "CFFTdata1");
float CFFTin1Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFToutBuff, "CFFTdata2");
float CFFTin2Buff[CFFT_SIZE*2];
#pragma DATA_SECTION(CFFTF32Coef, "CFFTdata4");
float CFFTF32Coef[CFFT_SIZE];

CFFT_F32_STRUCT cfft;
CFFT_F32_STRUCT_Handle hnd_cfft = &cfft;

main()
{
    hnd_cfft->InPtr    = CFFTin1Buff; /* Input data buffer      */
    hnd_cfft->OutPtr   = CFFToutBuff; /* FFT output buffer     */
    hnd_cfft->CoefPtr  = CFFTF32Coef; /* Twiddle factor buffer */
    hnd_cfft->FFTSize  = CFFT_SIZE;   /* FFT length            */
    hnd_cfft->Stages   = CFFT_STAGES; /* FFT Stages            */
    ... ..
    CFFT_f32_sincostable(hnd_cfft); /* Initialize twiddle buffer */
    CFFT_f32(hnd_cfft);           /* Calculate output         */
    ... ..
    ICFFT_f32(hnd_cfft);          /* Calculate Inverse FFT   */
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function**

FFTSize	C-Callable ASM (Cycle Count)
32	1366
64	2800
128	5946
256	12836
512	27854
1024	60408

Table 5.11: Benchmark Information

5.9 Windowing for the Real Fast Fourier Transform

Description:

This module applies a window to the input of the real FFT. There are several windows provided in this release, namely:

1. barthannwin
2. bartlett
3. blackman
4. blackmanharris
5. bohmanwin
6. chebwin
7. flattopwin
8. gausswin
9. hamming
10. hann
11. kaiser
12. nuttallwin
13. parzenwin
14. rectwin
15. taylorwin
16. triang
17. tukeywin

Each window has its own header file in the include folder, of the format: *fpu_fft_<window>.h*. The MATLAB script, "C28xFPULib_Window_Generator.m", used to generate these files is included under `examples\fft\2837x_WindowedCFFT\matlab`; the script generates the windows using their default arguments, the user may choose to modify the script to generate specific windows with non-default arguments.

A fairly simple MATLAB script to generate a single window of a particular size can be accomplished with the following code snippet:

```

fid = fopen('output.txt','W');           % Open the output file
%*****
% Hamming 32 pt.                         *
%*****
N=32;                                     % Window length
string='Hamming32';                      % Header string
%-----
x=hamming(N);                             % Create the window
x=x(1:N/2);                               % Only need 1st half of data
fprintf(fid,'%s\n',string);               % Write header information
fprintf(fid,'%f',x);                      % Write the output to the file
fprintf(fid,'\n\n');                      % Insert a couple of linefeeds
%*****
fclose(fid);                              % Close the output file

```

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32_win(float *pBuffer, float *pWindow, uint16_t size)
```

Usage:

The function takes three arguments (N is the size of the FFT)

pBuffer :

pointer to the buffer that has the 2N point real data

pWindow :

pointer to the window that has the N point window coefficients

size :

size of the input buffer, that is, the buffer to be windowed

Since the windows are symmetrical, we only need the first N points. The algorithm is done in two sweeps - applying the N window coefficients to the first N input points, and then sweeping back over the window coefficients and applying them in reverse to the next N input data.

Alignment Requirements:

None

Notes:

- 1. All buffers and stack are placed in internal memory (zero-wait states in data space).**
- 2. The real FFT will run a complex N-point FFT on the 2N-point real input data.**
- 3. The windows, being symmetrical, needs only be N-points long when applied to a 2N point data stream.**

Example:

The following sample code obtains the FFT magnitude.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES      8
#define RFFT_SIZE        (1 << RFFT_STAGES)

/* RFFTinlBuff section to 2*FFT_SIZE in the linker file          */
#pragma DATA_SECTION(RFFTinlBuff, "RFFTdata1");
float32 RFFTinlBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];
const float RFFTwindow[RFFT_SIZE/2] = BARTHANN256;

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

main()
{
    hnd_rfft->FFTSize      = RFFT_SIZE;
    hnd_rfft->FFTStages    = RFFT_STAGES;
    hnd_rfft->InBuf        = &RFFTinlBuff[0]; //Input buffer
    hnd_rfft->OutBuf       = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf    = &RFFTF32Coef[0]; //Twiddle factor buffer
    hnd_rfft->MagBuf       = &RFFTmagBuff[0]; //Magnitude buffer

    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
    // Apply the window
    RFFT_f32_win(&RFFTinlBuff[0], (float *)&RFFTwindow, RFFT_SIZE);
    RFFT_f32(hnd_rfft); //Calculate real FFT
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)
32	146
64	274
128	530
256	1042
512	2066
1024	4114
2048	8210

Table 5.12: Benchmark Information

5.10 Real Fast Fourier Transform

Description:

This module computes a 32-bit floating-point real FFT including input bit reversing. This version of the function requires input buffer memory alignment. If you do not wish to align the input buffer, then use the **RFFT_f32u** function.

The user also has the option to use statically generated tables, provided with the library, instead of generating the tables at run-time. The table lookup method is limited to a maximum of 2048 point real FFT. Refer to the RFFT example, and the **FLASH_TMU0_TABLES** build configuration specifically, to see what changes are required to the code and to the linker command file

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32 (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_f32 function:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element.

Alignment Requirements:

The input buffer must be aligned to a multiple of the $2*FFTSize$ words. For example, if the FFTSize is 256 you must align the buffer corresponding to **InBuf** to $2*256 = 512$ words (16-bit). A smaller alignment will not work for a 256 point RFFT.

To align the input buffer, use the **DATA_SECTION** pragma to assign the buffer to a code section and then align the buffer to the proper offset in the linker command file. In this code example the buffer is assigned to the **INBUF** section.

```
#define RFFT_STAGES    8
#define RFFT_SIZE      (1 << RFFT_STAGES)

//Buffer alignment for the input array,
//RFFT_f32u (optional), RFFT_f32 (required)
//Output of FFT overwrites input if
//RFFT_STAGES is ODD
#pragma DATA_SECTION(RFFTinlBuff, "RFFTdata1");
float32 RFFTinlBuff[RFFT_SIZE];
```

In the project's linker command file, the **RFFTdata1** section is then aligned to a multiple of the **FFTSize** as shown below:

Item	Description	Format	Comment
InBuf	Input data	Pointer to 32-bit float array	FFTSize in length. Input buffer alignment is required. Refer to the alignment section.
OutBuf	Output buffer	Pointer to 32-bit float array	Result of RFFT_f32. FFTSize in length. This buffer can then be used as the input to the magnitude and phase calculations. The output order for FFTSize = N is: <pre> OutBuf[0] = real[0] OutBuf[1] = real[1] OutBuf[2] = real[2] ... OutBuf[N/2] = real[N/2] OutBuf[N/2+1] = imag[N/2-1] ... OutBuf[N-3] = imag[3] OutBuf[N-2] = imag[2] OutBuf[N-1] = imag[1] </pre>
CosSinBuf	Twiddle factors	Pointer to 32-bit float array	Calculate using RFFT_f32_sincostable() or point to the statically generated tables. The size of this buffer depends on the size of the FFT $\sum_{p=4}^{\log_2(N)} (2^{p-1}) + 4$.
FFTSize	FFT size	uint16_t	Must be a power of 2 greater than or equal to 32.
FFTStages	Number of stages	uint16_t	Stages = log2(FFTSize). Must be larger than 5.
MagBuf	Magnitude buffer	Pointer to 32-bit float array	Output from the magnitude calculation if the magnitude functions is called. FFTSize/2 + 1 in length.
PhaseBuf	Phase buffer	Pointer to 32-bit float array	Output from the phase calculation if the phase function is called. FFTSize/2 in length.

Table 5.13: Elements of the Data Structure

```
RFFTdata1 : > RAML4, PAGE = 1, ALIGN(512)
```

Notes:

1. If the input buffer is not properly aligned, then the output will be unpredictable.
2. If you do not wish to align the input buffer, then you must use the `RFFT_f32u` function. This version of the function does not have any input buffer alignment requirements. Using `RFFT_f32u` will, however, result in a lower cycle performance.
3. All buffers and stack are placed in internal memory (zero-wait states in data space).

Example:

The following sample code obtains the FFT of the real input.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES      8
#define RFFT_SIZE        (1 << RFFT_STAGES)

// Align RFFTinlBuff section to 2*RFFT_SIZE in the linker file
#pragma DATA_SECTION(RFFTinlBuff, "RFFTdata1");
float32 RFFTinlBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

#ifdef USE_TABLES
//Linker defined variables
extern uint16_t  FTTwiddlesRunStart;
extern uint16_t  FTTwiddlesLoadStart;
extern uint16_t  FTTwiddlesLoadSize;
#endif //USE_TABLES

main()
{
    hnd_rfft->FFTSize      = RFFT_SIZE;
    hnd_rfft->FFTStages   = RFFT_STAGES;
    hnd_rfft->InBuf       = &RFFTinlBuff[0]; //Input buffer
    hnd_rfft->OutBuf      = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->MagBuf      = &RFFTmagBuff[0]; //Magnitude buffer
#ifdef USE_TABLES
    hnd_rfft->CosSinBuf   = RFFT_f32_twiddleFactors; //Twiddle factor buffer
#else
    hnd_rfft->CosSinBuf   = &RFFTF32Coef[0]; //Twiddle factor buffer
    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
#endif //USE_TABLES
    RFFT_f32(hnd_rfft); //Calculate real FFT
}
```

Benchmark Information:

The following table provides benchmark numbers for the function - they are the same regardless of whether the twiddle factor table was generated at run or compile time. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)
32	606
64	1272
128	2770
256	6140
512	13670
1024	30352
2048	67002

Table 5.14: Benchmark Information

5.11 Real Fast Fourier Transform (Unaligned)

Description:

This module computes a 32-bit floating-point real FFT including input bit reversing. This version of the function does not have any buffer alignment requirements. If you can align the input buffer, then use the **RFFT_f32** function for improved performance.

The user also has the option to use statically generated tables, provided with the library, instead of generating the tables at run-time. The table lookup method is limited to a maximum of 2048 point real FFT. Refer to the RFFT example, and the **FLASH_TMU0_TABLES** build configuration specifically, to see what changes are required to the code and to the linker command file

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32u (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_f32u function. It is the same structure described in the **RFFT_f32** section:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element with the exception that the **input buffer does not require alignment**.

Alignment Requirements:

None

Notes:

1. **If you can align the input buffer to a $2*FFTSize$ word (16-bit) boundary, then consider using the RFFT_f32 function which has input buffer alignment requirements, but it is more cycle efficient**
2. **All buffers and stack are placed in internal memory (zero-wait states in data space).**

Example:

The following sample code obtains the FFT of the real input.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES      8
#define RFFT_SIZE        (1 << RFFT_STAGES)

#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
float32 RFFTin1Buff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

#ifdef USE_TABLES
//Linker defined variables
extern uint16_t  FFTTwiddlesRunStart;
extern uint16_t  FFTTwiddlesLoadStart;
extern uint16_t  FFTTwiddlesLoadSize;
#endif //USE_TABLES

main()
{
    hnd_rfft->FFTSize      = RFFT_SIZE;
    hnd_rfft->FFTStages   = RFFT_STAGES;
    hnd_rfft->InBuf       = &RFFTin1Buff[0]; //Input buffer
    hnd_rfft->OutBuf      = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->MagBuf      = &RFFTmagBuff[0]; //Magnitude buffer
#ifdef USE_TABLES
    hnd_rfft->CosSinBuf   = RFFT_f32_twiddleFactors; //Twiddle factor buffer
#else
    hnd_rfft->CosSinBuf   = &RFFTF32Coef[0]; //Twiddle factor buffer
    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
#endif //USE_TABLES
    RFFT_f32u(hnd_rfft); //Calculate real FFT
}
```

Benchmark Information:

The following table provides benchmark numbers for the function - they are the same regardless of whether the twiddle factor table was generated at run or compile time. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)
32	662
64	1384
128	2994
256	6588
512	14566
1024	32144
2048	70586

Table 5.15: Benchmark Information

5.12 Real Fast Fourier Transform with ADC Input

Description:

This module computes a 32-bit floating-point real FFT with 12-bit ADC input including input bit reversing. This version of the function requires input buffer memory alignment. If you do not wish to align the input buffer, then use the **RFFT_adc_f32u** function.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_adc_f32 (RFFT_ADC_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_adc_f32 function:

```
typedef struct {
    Uint16    *InBuf;
    void      *Tail;
} RFFT_ADC_F32_STRUCT;

typedef struct {
    float32   *InBuf;
    float32   *OutBuf;
    float32   *CosSinBuf;
    float32   *MagBuf;
    float32   *PhaseBuf;
    Uint16    FFTSize;
    Uint16    FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.16 describes each element of the structure RFFT_ADC_F32_STRUCT and table 5.17 describes the elements of RFFT_F32_STRUCT, but **note that its InBuf pointer is not used.**

Item	Description	Format	Comment
InBuf	Input data	Pointer to 16-bit uint16_t array	Input buffer alignment is required. Refer to the alignment section. Since this buffer will be used in the FFT algorithm in a ping-pong fashion, storing float values, it must be of size 2*FFTSize
Tail	Input structure	Null pointer to RFFT_F32_STRUCT	Null pointer is passed to OutBuf of RFFT_F32_STRUCT.

Table 5.16: Elements of the Data Structure RFFT_ADC_F32_STRUCT

Alignment Requirements:

The input buffer must be aligned to a multiple of the $2*FFTSize$ words. For example, if the FFTSize is 512 you must align the buffer corresponding to **InBuf** to $2*512 = 1024$ words (16-bit). A smaller alignment will not work.

To align the input buffer, use the **DATA_SECTION** pragma to assign the buffer to a code section and then align the buffer to the proper offset in the linker command file. In this code example the buffer is assigned to the **INBUF** section.

Item	Description	Format	Comment
InBuf	Input data	Pointer to 32-bit float array	Not Used.
OutBuf	Output buffer	Pointer to 32-bit float array	Result of RFFT_adc_f32. This buffer is then used as the input to the magnitude and phase calculations. It is of size FFTSize The output order for FFT-Size = N is: <pre> OutBuf[0] = real[0] OutBuf[1] = real[1] OutBuf[2] = real[2] ... OutBuf[N/2] = real[N/2] OutBuf[N/2+1] = imag[N/2-1] ... OutBuf[N-3] = imag[3] OutBuf[N-2] = imag[2] OutBuf[N-1] = imag[1] </pre>
CosSinBuf	Twiddle factors	Pointer to 32-bit float array	Calculate <code>RFFT_f32_sincostable()</code> using <code>RFFT_f32_sincostable()</code> . The size of this buffer depends on the size of the FFT $\sum_{p=4}^{\log_2(N)} (2^{p-1}) + 4$.
FFTSize	FFT size	Uint16	Must be a power of 2 greater than or equal to 32.
FFTStages	Number of stages	Uint16	Stages = $\log_2(\text{FFTSize})$
MagBuf	Magnitude buffer	Pointer to 32-bit float array	Output from the magnitude calculation if the magnitude functions is called. FFTSize/2 + 1 in length.
PhaseBuf	Phase buffer	Pointer to 32-bit float array	Output from the phase calculation if the phase function is called. FFTSize/2 in length.

Table 5.17: Elements of the Data Structure RFFT_F32_STRUCT

```

#define RFFT_STAGES    9
#define RFFT_SIZE      (1 << RFFT_STAGES)

//Buffer alignment for the input array,
//RFFT_adc_f32u (optional) RFFT_adc_f32 (required)
//Output of FFT overwrites input if
//RFFT_STAGES is ODD
#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
uint16_t RFFTin1Buff[2*RFFT_SIZE];

```

In the project's linker command file, the **RFFTdata1** section is then aligned to a multiple of the **FFTSize** as shown below:

```
RFFTdata1 : > RAML4, PAGE = 1, ALIGN(1024)
```

Notes:

1. If the input buffer is not properly aligned, then the output will be unpredictable.

2. If you do not wish to align the input buffer, then you must use the `RFFT_adc_f32u` function which does not have any input buffer alignment requirements. Using `RFFT_adc_f32u` will, however, result in a lower cycle performance.
3. All buffers and stack are placed in internal memory (zero-wait states in data space).

Example:

The following sample code obtains the FFT of the real input. Please note the “test” mode in the examples. If the user sets the macro USE_TEST_INPUT to 1, and includes the file “signal.asm” in the project, the code will read the input from file and run its algorithm.

By setting USE_TEST_INPUT to 0, the user must connect ADC channel A0 to the output of EPWM2A and exclude “signal.asm” from the project. The ADC sampling rate is set by the faster EPMW1A output given in the value of ADC_SAMPLING_FREQ. Please refer to the schematic of the device to determine the proper pin connections, or if using the standard controlCARD, you will find the pin connections listed in the example itself

```
#include "fpu\_rfft.h"
#define RFFT_STAGES    9
#define RFFT_SIZE      (1 << RFFT_STAGES)
#define F_PER_SAMPLE   (ADC_SAMPLING_FREQ/(float)RFFT_SIZE)
#define USE_TEST_INPUT 0 // If not in test mode, exclude signal.asm
                        // from the build

RFFT_ADC_F32_STRUCT rfft_adc;
RFFT_ADC_F32_STRUCT_Handle hnd_rfft_adc = &rfft_adc;

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

volatile uint16_t flagInputReady = 0;
volatile uint16_t sampleIndex = 0;

/* RFFTin1Buff section to 2*RFFT_SIZE in the linker file */
#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
uint16_t RFFTin1Buff[2*RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

main()
{
    hnd_rfft_adc->Tail = &(hnd_rfft->OutBuf);

    hnd_rfft->FFTSize    = RFFT_SIZE;        //FFT size
    hnd_rfft->FFTStages  = RFFT_STAGES;      //FFT stages

    hnd_rfft_adc->InBuf  = &RFFTin1Buff[0]; //Input buffer (12-bit ADC) input
    hnd_rfft->OutBuf     = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf  = &RFFTF32Coef[0]; //Twiddle factor
    hnd_rfft->MagBuf     = &RFFTmagBuff[0]; //Magnitude output buffer
    ...
    RFFT_f32_sincostable(hnd_rfft);        //Calculate twiddle factor
    ...
    while(1){
        while(flagInputReady == 0){};      // Wait on ADC ISR to set the flag
                                           // before proceeding
    }
}
```

```

        RFFT_adc_f32(hnd_rfft_adc);           // Calculate real FFT with 12-bit
                                             // ADC input
        flagInputReady = 0;                 // Reset the flag
        ...
    }
}
...
__interrupt void adcaIsr()
{
    RFFTin1Buff[sampleIndex++] = AdcaResultRegs.ADCRESULT0;
    if(sampleIndex == (RFFT_SIZE - 1) ){
        sampleIndex = 0;
        flagInputReady = 1;
    }

    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
    PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
}

```

Benchmark Information:

The following table provides benchmark numbers for the function:

FFTSize	C-Callable ASM (Cycle Count)
32	628
64	1290
128	2764
256	6054
512	13360
1024	29466
2048	64709

Table 5.18: Benchmark Information

5.13 Real Fast Fourier Transform with ADC Input (Unaligned)

Description:

This module computes a 32-bit floating-point real FFT with 12-bit ADC input including input bit reversing. This version of the function does not have any buffer alignment requirements. If you can align the input buffer, then use the **RFFT_adc_f32** function for improved performance.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_adc_f32u (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_adc_f32u function:

```
typedef struct {
    Uint16    *InBuf;
    void      *Tail;
} RFFT_ADC_F32_STRUCT;

typedef struct {
    float32   *InBuf;
    float32   *OutBuf;
    float32   *CosSinBuf;
    float32   *MagBuf;
    float32   *PhaseBuf;
    Uint16    FFTSize;
    Uint16    FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.16 describes each element of the structure RFFT_ADC_F32_STRUCT and table 5.17 describes the elements of RFFT_F32_STRUCT, but **note that its InBuf pointer is not used.**

Alignment Requirements:

None

Notes:

1. **If you can align the input buffer to a 2*FFTSize word boundary, then consider using the RFFT_adc_f32 function. This version of the function has input buffer alignment requirements, but it is more cycle efficient**
2. **All buffers and stack are placed in internal memory (zero-wait states in data space).**

Example:

The following sample code obtains the FFT of the real input.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES 9
#define RFFT_SIZE (1 << RFFT_STAGES)
#define F_PER_SAMPLE (ADC_SAMPLING_FREQ/(float)RFFT_SIZE)

RFFT_ADC_F32_STRUCT rfft_adc;
RFFT_ADC_F32_STRUCT_Handle hnd_rfft_adc = &rfft_adc;

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

volatile uint16_t flagInputReady = 0;
volatile uint16_t sampleIndex = 0;

/* RFFTin1Buff section to 2*RFFT_SIZE in the linker file */
#pragma DATA_SECTION(RFFTin1Buff,"RFFTdata1");
uint16_t RFFTin1Buff[2*RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff,"RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff,"RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef,"RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

main()
{
    hnd_rfft_adc->Tail = &(hnd_rfft->OutBuf);

    hnd_rfft->FFTSize = RFFT_SIZE; //FFT size
    hnd_rfft->FFTStages = RFFT_STAGES; //FFT stages

    hnd_rfft_adc->InBuf = &RFFTin1Buff[0]; //Input buffer (12-bit ADC) input
    hnd_rfft->OutBuf = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf = &RFFTF32Coef[0]; //Twiddle factor
    hnd_rfft->MagBuf = &RFFTmagBuff[0]; //Magnitude output buffer
    ...
    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
    ...
    while(1){
        while(flagInputReady == 0){}; // Wait on ADC ISR to set the flag
        // before proceeding
        RFFT_adc_f32u(hnd_rfft_adc); // Calculate real FFT with 12-bit
        // ADC input
        flagInputReady = 0; // Reset the flag
        ...
    }
}
...
__interrupt void adcaIsr()
{
```

```
RFFTin1Buff[sampleIndex++] = AdcaResultRegs.ADCRESULT0;
if(sampleIndex == (RFFT_SIZE - 1) ){
    sampleIndex = 0;
    flagInputReady = 1;
}

AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
}
```

Benchmark Information:

The following table provides benchmark numbers for the function:

FFTSize	C-Callable ASM (Cycle Count)
32	698
64	1444
128	3102
256	6792
512	14962
1024	31387
2048	68549

Table 5.19: Benchmark Information

5.14 Real Fast Fourier Transform Magnitude

Description:

This module computes the real FFT magnitude. The output from **RFFT_f32_mag** matches the magnitude output from the FFT found in common mathematics software and Code Composer Studio FFT graphs.

If instead a normalized magnitude like that performed by the fixed-point TMS320C28x IQmath FFT library is required, then the **RFFT_f32s_mag** function can be used. In fixed-point algorithms scaling is performed to avoid overflowing data. Floating-point calculations do not need this scaling to avoid overflow and therefore the **RFFT_f32_mag** function can be used instead.

For devices that have the TMU accelerator, use the faster **RFFT_f32_mag_TMU0**, or **RFFT_f32s_mag_TMU0** when scaling is required.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32_mag (RFFT_F32_STRUCT *)
void RFFT_f32_mag_TMU0 (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the **RFFT_f32_mag** function. It is the same structure described in the **RFFT_f32** section:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element.

Alignment Requirements:

None

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The code for the sqrt function (FPUfastRTS library) is replicated within the body of the magnitude function, therefore, there is no need to explicitly call the sqrt() from either the standard RTS or FastRTS libraries.
3. For devices that have the TMU0 option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the *RFFT_f32_mag_TMU0()* that can be used when the *-tmu_support* option in the project compiler settings is set to *tmu0*. The TMU supported routine is the fastest among all variants.

Example:

The following sample code obtains the FFT magnitude.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES 8
#define RFFT_SIZE (1 << RFFT_STAGES)

/* RFFTin1Buff section to 2*RFFT_SIZE in the linker file */
#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
float32 RFFTin1Buff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

main()
{
    hnd_rfft->FFTSize = RFFT_SIZE;
    hnd_rfft->FFTStages = RFFT_STAGES;
    hnd_rfft->InBuf = &RFFTin1Buff[0]; //Input buffer
    hnd_rfft->OutBuf = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf = &RFFTF32Coef[0]; //Twiddle factor buffer
    hnd_rfft->MagBuf = &RFFTmagBuff[0]; //Magnitude buffer

    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
    RFFT_f32(hnd_rfft); //Calculate real FFT
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    RFFT_f32_mag_TMU0(hnd_rfft); //Calculate magnitude
#else
    RFFT_f32_mag(hnd_rfft); //Calculate magnitude
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)	
	Standard	TMU0 Support
32	324	91
64	628	155
128	1236	283
256	2452	539
512	4884	1051
1024	9748	2075
2048	19476	4123

Table 5.20: Benchmark Information

5.15 Real Fast Fourier Transform Magnitude (Scaled)

Description:

This module computes the scaled real FFT magnitude. The scaling is $\frac{1}{2^{FFT_STAGES-1}}$, and is done to match the normalization performed by the fixed-point TMS320C28x IQmath FFT library for overflow avoidance. Floating-point calculations do not need this scaling to avoid overflow and therefore the **RFFT_f32_mag** function can be used instead. The output from **RFFT_f32s_mag** matches the magnitude output from the FFT found in common mathematics software and Code Composer Studio FFT graphs.

For devices that have the TMU accelerator, use the faster **RFFT_f32s_mag_TMU0**.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32s_mag (RFFT_F32_STRUCT *)
void RFFT_f32s_mag_TMU0 (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_f32s_mag function. It is the same structure described in the **RFFT_f32** section:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element.

Alignment Requirements:

None

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The code for the sqrt function (FPUfastRTS library) is replicated within the body of the magnitude function, therefore, there is no need to explicitly call the sqrt() from either the standard RTS or FastRTS libraries.
3. For devices that have the TMU0 option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the **RFFT_f32s_mag_TMU0()** that can be used when the **-tmu_support** option in the project compiler settings is set to **tmu0**. The TMU supported routine is the fastest among all variants.

Example:

The following sample code obtains the FFT magnitude.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES 8
#define RFFT_SIZE (1 << RFFT_STAGES)

/* RFFTin1Buff section to 2*RFFT_SIZE in the linker file */
#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
float32 RFFTin1Buff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

main()
{
    hnd_rfft->FFTSize = RFFT_SIZE;
    hnd_rfft->FFTStages = RFFT_STAGES;
    hnd_rfft->InBuf = &RFFTin1Buff[0]; //Input buffer
    hnd_rfft->OutBuf = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf = &RFFTF32Coef[0]; //Twiddle factor buffer
    hnd_rfft->MagBuf = &RFFTmagBuff[0]; //Magnitude buffer

    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
    RFFT_f32(hnd_rfft); //Calculate real FFT
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    RFFT_f32s_mag_TMU0(hnd_rfft); //Calculate magnitude
#else
    RFFT_f32s_mag(hnd_rfft); //Calculate magnitude
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)	
	Standard	TMU0 Support
32	406	147
64	715	233
128	1328	399
256	2549	725
512	4986	1370
1024	9855	2657
2048	19588	5223

Table 5.21: Benchmark Information

5.16 Real Fast Fourier Transform Phase

Description:

This module computes FFT Phase. For devices that have the TMU accelerator, use the faster **RFFT_f32_phase_TMU0**.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32_phase (RFFT_F32_STRUCT *)
void RFFT_f32_phase_TMU0 (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the `RFFT_f32_phase` function. It is the same structure described in the **RFFT_f32** section:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element.

Alignment Requirements:

None

Notes:

1. All buffers and stack are placed in internal memory (zero-wait states in data space).
2. The phase function calls the `atan2` function in the runtime-support library.
3. The use of the `atan2` function in the `FPUfastRTS` library will speed up this routine. The example for the CFFT has an alternate build configuration (`RAM_FASTRTS` and `FLASH_FASTRTS`) where the `rts2800_fpu32_fast_supplement.lib` is used in place of the standard runtime library `rts2800_fpu32.lib`.
4. For devices that have the `TMU0` option, the user is presented with a third option - to use the square root instruction of the TMU accelerator to calculate the magnitude function. The library provides the `RFFT_f32_phase_TMU0()` that can be used when the `-tmu_support` option in the project compiler settings is set to `tmu0`. The TMU supported routine is the fastest among all three variants.

Example:

The following sample code obtains the FFT phase.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES      8
#define RFFT_SIZE        (1 << RFFT_STAGES)

/* RFFTinlBuff section to 2*FFT_SIZE in the linker file          */
#pragma DATA_SECTION(RFFTinlBuff, "RFFTdata1");
float32 RFFTinlBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

main()
{
    hnd_rfft->FFTSize      = RFFT_SIZE;
    hnd_rfft->FFTStages    = RFFT_STAGES;
    hnd_rfft->InBuf        = &RFFTinlBuff[0]; //Input buffer
    hnd_rfft->OutBuf       = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf    = &RFFTF32Coef[0]; //Twiddle factor buffer
    hnd_rfft->MagBuf       = &RFFTmagBuff[0]; //Magnitude buffer

    RFFT_f32_sincostable(hnd_rfft);           //Calculate twiddle factor
    RFFT_f32(hnd_rfft);                       //Calculate real FFT
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    RFFT_f32_mag_TMU0(hnd_rfft);              //Calculate magnitude
#else
    RFFT_f32_mag(hnd_rfft);                   //Calculate magnitude
#endif
    hnd_rfft->PhaseBuf = &RFFTmagBuff[0];    //Use magnitude buffer
#ifdef __TMS320C28XX_TMU__ //defined when --tmu_support=tmu0 in the project
    // properties
    RFFT_f32_phase_TMU0(hnd_rfft);           //Calculate phase
#else
    RFFT_f32_phase(hnd_rfft);                //Calculate phase
#endif
}
```

Benchmark Information:

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FFTSize	C-Callable ASM (Cycle Count)		
	Standard Runtime Lib	Fast Runtime Lib	TMU0 Support
32	14382	922	144
64	28470	1882	272
128	58674	3802	528
256	104929	7642	1040
512	235592	15322	2064
1024	477211	30682	4112
2048	846597	61402	8208

Table 5.22: Benchmark Information

5.17 Real Fast Fourier Transform Twiddle Factors

Description:

This module generates the twiddle factors used by the real FFT. For a given FFT size, N, this routine generates

$$\sum_{p=4}^{\log_2(N)} (2^{p-1}) + 4$$

twiddle factors.

Header File:

fpu_rfft.h

Declaration:

```
void RFFT_f32_sincostable (RFFT_F32_STRUCT *)
```

Usage:

A pointer to the following structure is passed to the RFFT_f32_sincostable function. It is the same structure described in the **RFFT_f32** section:

```
typedef struct {
    float32    *InBuf;
    float32    *OutBuf;
    float32    *CosSinBuf;
    float32    *MagBuf;
    float32    *PhaseBuf;
    Uint16     FFTSize;
    Uint16     FFTStages;
} RFFT_F32_STRUCT;
```

Table 5.13 describes each element.

Alignment Requirements:

None

Example:

The following sample code obtains the FFT phase.

```
#include "fpu\_rfft.h"
#define RFFT_STAGES 8
#define RFFT_SIZE (1 << RFFT_STAGES)

/* RFFTin1Buff section to 2*RFFT_SIZE in the linker file */
#pragma DATA_SECTION(RFFTin1Buff, "RFFTdata1");
float32 RFFTin1Buff[RFFT_SIZE];
#pragma DATA_SECTION(RFFToutBuff, "RFFTdata2");
float32 RFFToutBuff[RFFT_SIZE];
#pragma DATA_SECTION(RFFTmagBuff, "RFFTdata3");
float32 RFFTmagBuff[RFFT_SIZE/2+1];
#pragma DATA_SECTION(RFFTF32Coef, "RFFTdata4");
float32 RFFTF32Coef[RFFT_SIZE];

RFFT_F32_STRUCT rfft;
RFFT_F32_STRUCT_Handle hnd_rfft = &rfft;

main()
{
    hnd_rfft->FFTSize = RFFT_SIZE;
    hnd_rfft->FFTStages = RFFT_STAGES;
    hnd_rfft->InBuf = &RFFTin1Buff[0]; //Input buffer
    hnd_rfft->OutBuf = &RFFToutBuff[0]; //Output buffer
    hnd_rfft->CosSinBuf = &RFFTF32Coef[0]; //Twiddle factor buffer
    hnd_rfft->MagBuf = &RFFTmagBuff[0]; //Magnitude buffer

    RFFT_f32_sincostable(hnd_rfft); //Calculate twiddle factor
    RFFT_f32(hnd_rfft); //Calculate real FFT
}
```

Benchmark Information:

The RFFT_f32_sincostable function is written in C and not optimized.

5.18 Finite Impulse Response Filter

Description:

This routine implements the non-recursive difference equation of an all-zero filter (FIR), of order N. All the coefficients of all-zero filter are assumed to be less than 1 in magnitude. This routine requires the `-c2xlp_src_compatible` option to be enabled in the file specific properties.

Header File:

`fpu_filter.h`

Declaration:

```
void FIR_FP_calc(FIR_FP_handle)
```

Usage:

A pointer to the following structure is passed to the `FIR_f32` function:

```
typedef struct {
    float *coeff_ptr;
    float *dbuffer_ptr;
    int    cbindex;
    int    order;
    float input;
    float output;
    void  (*init)(void *);
    void  (*calc)(void *);
}FIR_FP;
```

Table 5.23 describes each element

Item	Description	Format	Comment
<code>coeff_ptr</code>	Pointer to Filter coefficient	Pointer to 32-bit float array	Place the coefficients in a section (e.g. "coeffilt") aligned to 2x number of coefficients
<code>dbuffer_ptr</code>	Delay buffer ptr	Pointer to 32-bit float array	Place the Delay in a section (e.g. "firldb") aligned to an even number of words
<code>cbindex</code>	Circular Buffer Index	Uint16	Index to the delay buffer
<code>order</code>	Order of the Filter	Uint16	Order is number of coefficients minus one
<code>input</code>	Latest Input sample	32-bit float	can be assigned to an ADC input
<code>output</code>	Filter Output	32-bit float	
<code>*init</code>	Pointer to Init funtion	n/a	Points to <code>FIR_FP_init</code>
<code>*calc</code>	Pointer to calc funtion	n/a	Points to <code>FIR_FP_calc</code>

Table 5.23: Elements of the Data Structure

Alignment Requirements:

The delay and coefficients buffer must be aligned to a minimum of $2 \times (\text{order} + 1)$ words. For example, if the filter order is 31, it will have 32 taps or coefficients each a 32-bit floating point value. A minimum of $(2 * 32) = 64$ words will need to be allocated for the delay and coefficients buffer.

To align the buffer, use the **DATA_SECTION** pragma to assign the buffer to a code section and then align the buffer to the proper offset in the linker command file. In this code example the buffer is assigned to the **firldb** section while the coefficients are assigned to the **coefffilt** section.

```
#define FIR_ORDER    31
#pragma DATA_SECTION(dbuffer, "firldb")
float dbuffer[FIR_ORDER+1];

#pragma DATA_SECTION(coeff, "coefffilt");
float const coeff[FIR_ORDER+1]= FIR_FP_LPF32;
```

In the project's linker command file, the **firldb** section is then aligned to a value greater or equal to the minimum required as shown below:

```
firldb    ALIGN(0x100)    > RAML0    PAGE = 0
coefffilt ALIGN(0x100)    > RAML2    PAGE = 0
```

Notes:

- 1. All buffers and stack are placed in internal memory (zero-wait states in data space).**

Example:

The following sample code obtains the FIR response to a sample input.

```
#include fpu\_filter.h

#define FIR_ORDER      31
#define SIGNAL_LENGTH  (FIR_ORDER+1) * 4

#pragma DATA_SECTION(firFP, "firfilt")
FIR_FP  firFP = FIR_FP_DEFAULTS;

FIR_FP_Handle hnd_firFP = &firFP;

#pragma DATA_SECTION(dbuffer, "firldb")
float dbuffer[FIR_ORDER+1];

#pragma DATA_SECTION(sigIn, "sigIn");
#pragma DATA_SECTION(sigOut, "sigOut");
float sigIn[SIGNAL_LENGTH];
float sigOut[SIGNAL_LENGTH];

#pragma DATA_SECTION(coeff, "coefffilt");
float const coeff[FIR_ORDER+1]= FIR_FP_LPF32;
float  RadStep  = 0.062831853071f;
float  RadStep2 = 2.073451151f;
float  Rad      = 0.0f;
float  Rad2     = 0.0f;
float  xn, yn;
int  count = 0;

void main()
{
    uint16_t i;

    /* FIR Generic Filter Initialisation */
    hnd_firFP->order      = FIR_ORDER;
    hnd_firFP->dbuffer_ptr = dbuffer;
    hnd_firFP->coeff_ptr  = (float *)coeff;
    hnd_firFP->init(hnd_firFP);

    for(i=0; i < SIGNAL_LENGTH; i++)
    {
        xn = 0.5*sin(Rad) + 0.5*sin(Rad2); //Q15
        sigIn[i]      = xn;
        hnd_firFP->input = xn;
        hnd_firFP->calc(&firFP);
        yn = hnd_firFP->output;
        sigOut[i]     = yn;
        Rad          = Rad + RadStep;
        Rad2         = Rad2 + RadStep2;
    }
}
```

Benchmark Information:

The number of cycles is given by the following equation:

$$\text{Number of Cycles} = \text{filter_order} + 52$$

The following table provides benchmark numbers for the function. **Note that these include the cycles used in the call/return from the function.**

FIR order	C-Callable ASM (Cycle Count)
31	82
63	114
127	178
255	306
511	562

Table 5.24: Benchmark Information

5.19 Absolute Value of a Complex Vector

Description:

This module computes the absolute value of a complex vector. If N is even, use `abs_SP_CV_2()` for better performance.

$$Y[i] = \sqrt{(X_{re}[i]^2 + X_{im}[i]^2)}$$

Header File:

`fpu_vector.h`

Declaration:

```
void abs_SP_CV(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
abs_SP_CV(x, y, N);
```

float32 *y

output array

complex_float *x

input array

Uint16 N

length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element `dat[0]` is the real part, `dat[1]` is the imaginary part

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float y[SIZE];

main()
{
    abs_SP_CV(y, x, N1);    // complex absolute value
}
```

Benchmark Information:

Number of Cycles = $28*N+9$ cycles (including the call and return)

5.20 Absolute Value of an Even Length Complex Vector

Description:

This module computes the absolute value of an even length complex vector.

$$Y[i] = \sqrt{(X_{re}[i]^2 + X_{im}[i]^2)}$$

Header File:

fpu_vector.h

Declaration:

```
void abs_SP_CV_2(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
abs_SP_CV_2(x, y, N);
```

float32 *y

output array

complex_float *x

input array

Uint16 N

length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part

Alignment Requirements:

None

Notes:

1. N must be EVEN

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float y[SIZE];

main()
{
    abs_SP_CV_2(y, x, N1);    // complex absolute value
}
```

Benchmark Information:

Number of Cycles = 18*N+22 cycles (including the call and return)

5.21 Absolute Value of a Complex Vector (TMU0)

Description:

This module computes the absolute value of a complex vector using the TMU Type 0 Accelerator to speed up its calculation.

$$Y[i] = \sqrt{(X_{re}[i]^2 + X_{im}[i]^2)}$$

This function is optimized for $N \geq 8$. It is less cycle efficient when $N < 8$. For very small N (e.g., $N=1, 2$, maybe 3) the user might consider using the TMU intrinsics in the compiler instead of this function.

Header File:

fpu_vector.h

Declaration:

```
void abs_SP_CV_TMU0(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
abs_SP_CV_TMU0(x, y, N);
```

float32 *y

output array

complex_float *x

input array

Uint16 N

length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float y[SIZE];

main()
{
    abs_SP_CV_TMU0(y, x, N1); // complex absolute value
}
```

Benchmark Information:

Number of Cycles = 30 , N = 1 (including the call and return)

$7.5 \cdot (N) + 21$, $1 < N < 8$ and N even
 $7.5 \cdot (N-1) + 38$, $1 < N < 8$ and N odd
 $4 \cdot (N-6) + 56$, $N \geq 8$ and N even
 $4 \cdot (N-7) + 73$, $N \geq 8$ and N odd

5.22 Addition (Element-Wise) of a Complex Scalar to a Complex Vector

Description:

This module adds a complex scalar element-wise to a complex vector.

$$\begin{aligned} Y_{re}[i] &= X_{re}[i] + C_{re} \\ Y_{im}[i] &= X_{im}[i] + C_{im} \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void add_SP_CSxCV(complex_float *y, const complex_float *x,
                 const complex_float c, const Uint16 N)
```

Usage:

```
add_SP_CSxCV(y, w, c, N);
```

complex_float *y
result complex array

complex_float *x
input complex array

complex_float c
input complex scalar

Uint16 N
length of x and y arrays

The inputs and return value are of type "complex_float" defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"
#define SIZE          64U

complex_float z[SIZE];
complex_float w1[SIZE];
complex_float c;

main()
{
    add_SP_CSxCV(z, w1, c, SIZE);
}
```

Benchmark Information:

Number of Cycles = $4 * N + 18$ cycles (including the call and return)

5.23 Addition of Two Complex Vectors

Description:

This module adds two complex vectors.

$$\begin{aligned} Y_{re}[i] &= W_{re}[i] + X_{re}[i] \\ Y_{im}[i] &= W_{im}[i] + X_{im}[i] \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void add_SP_CVxCV(complex_float *y, const complex_float *w,
                 const complex_float *x, const Uint16 N)
```

Usage:

```
add_SP_CVxCV(y, w, x, N);
```

complex_float *y
result complex array

complex_float *w
input complex array 1

complex_float *x
input complex array 2

Uint16 N
length of w, x, and y arrays

The inputs and return value are of type “complex_float” defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"
#define SIZE          64U

complex_float z[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];

main()
{
    add_SP_CVxCV(z, w1, w2, SIZE);
}
```

Benchmark Information:

Number of Cycles = $6 \cdot N + 15$ cycles (including the call and return)

5.24 Inverse Absolute Value of a Complex Vector

Description:

This module computes the inverse absolute value of a complex vector.

$$Y[i] = \frac{1}{\sqrt{(X_{re}[i]^2 + X_{im}[i]^2)}}$$

Header File:

fpu_vector.h

Declaration:

```
void iabs_SP_CV(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
iabs_SP_CV(y, x, N);
```

float32 *y

output array

complex_float *x

input complex array

Uint16 N

length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float z[SIZE];

main()
{
    iabs_SP_CV(z, x, N1);    // inverse complex absolute value
}
```

Benchmark Information:

Number of Cycles = $25 \cdot N + 13$ cycles (including the call and return)

5.25 Inverse Absolute Value of an Even Length Complex Vector

Description:

This module calculates the inverse absolute value of an even length complex vector.

$$Y[i] = \frac{1}{\sqrt{(X_{re}[i]^2 + X_{im}[i]^2)}}$$

Header File:

fpu_vector.h

Declaration:

```
void iabs_SP_CV_2(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
iabs_SP_CV_2(y, x, N);
```

float32 *y

output array

complex_float *x

input complex array

Uint16 N

length of x and y arrays (must be even)

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- 1. N must be EVEN**

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float z[SIZE];

main()
{
    iabs_SP_CV_2(z, x, N1);    // inverse complex absolute value
}
```

Benchmark Information:

Number of Cycles = $15 \cdot N + 22$ cycles (including the call and return)

5.26 Inverse Absolute Value of a Complex Vector (TMU0)

Description:

This module computes the inverse absolute value of a complex vector using the TMU Type 0 Accelerator to speed up its calculation.

$$Y[i] = \frac{1}{\sqrt{X_{re}[i]^2 + X_{im}[i]^2}}$$

This function is optimized for $N \geq 8$. It is less cycle efficient when $N < 8$. For very small N (e.g., $N=1, 2$, maybe 3) the user might consider using the TMU intrinsics in the compiler instead of this function.

Header File:

fpu_vector.h

Declaration:

```
void iabs_SP_CV_TMU0(float32 *y, const complex_float *x, const Uint16 N)
```

Usage:

```
iabs_SP_CV_TMU0(y, x, N);
```

float32 *y

output array

complex_float *x

input complex array

Uint16 N

length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"

#define SIZE          99U
#define N1            98U    // even size
#define N2            99U    // odd size

complex_float x[SIZE];
float z[SIZE];

main()
```

```
{  
  iabs_SP_CV_TMU0(z, x, N1);    // inverse complex absolute value  
}
```

Benchmark Information:

Number of Cycles = 35	, N = 1 (including the call and return)
10*(N)+24	, 1<N<8 and N even
10*(N-1)+46	, 1<N<8 and N odd
5*(N-6)+67	, N>=8 and N even
5*(N-7)+89	, N>=8 and N odd

5.27 Multiply-and-Accumulate of a Real Vector and a Complex Vector

Description:

This module does a multiply-and-accumulate of a real vector and a complex vector

$$Y_{re} = \sum (x[i] * w_{re}[i])$$

$$Y_{im} = \sum (x[i] * w_{im}[i])$$

Header File:

fpu_vector.h

Declaration:

```
complex_float mac_SP_RVxCV(const complex_float *w, const float *x,
                           const uint16_t N)
```

Usage:

```
y = mac_SP_RVxCV(w,x,N);
```

complex_float w

complex input

float x

real input

uint16_t N

size of the inputs

complex_float y

result

The type “complex_float” is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x3[SIZE];
complex_float w3[SIZE];
complex_float p1;

main()
{
    uint16_t i;
    p1 = mac_SP_RVxCV(w3, x3, SIZE );
}
```

Benchmark Information:

Number of Cycles = $3 \cdot N + 27$ cycles (including the call and return)

5.28 Multiply-and-Accumulate of a Real Vector (Signed 16-bit Integer) and a Complex Vector (Single Precision Float)

Description:

This module does a multiply-and-accumulate of a signed 16-bit integer real vector and a single precision float complex vector

$$Y_{re} = \sum (x[i] * w_{re}[i])$$

$$Y_{im} = \sum (x[i] * w_{im}[i])$$

Header File:

fpu_vector.h

Declaration:

```
complex_float mac_SP_i16RVxCV(const complex_float *w, const int16_t *x,
const uint16_t N);
```

Usage:

```
y = mac_SP_i16RVxCV(w,x,N);
```

complex_float w
complex input

int16_tx
real input

uint16_t N
size of the inputs

complex_float y
result

The type “complex_float” is defined as

```
typedef struct{
float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

int16_t x4[SIZE];
complex_float w4[SIZE];
complex_float p2;

main()
{
    uint16_t i;
```

```
    p2 = mac_SP_i16RVxCV(w4, x4, SIZE );  
}
```

Benchmark Information:

Number of Cycles = $3*N + 28$ cycles if N=even (including the call and return)
= $3*N + 29$ cycles if N=odd (including the call and return)

5.29 Index of Maximum Value of an Even Length Real Array

Description:

This module finds the index of the maximum value of an even length real array.

Header File:

fpu_vector.h

Declaration:

```
Uint16 maxidx_SP_RV_2(float32 *x, Uint16 N)
```

Usage:

```
index = maxidx_SP_RV_2(x, N);
```

float32 x

input array

Uint16 N

length of x

Uint16 index

index of maximum value in x

NOTE:

- 1. N must be even.**
- 2. If more than one instance of the max value exists in x[], the function will return the index of the first occurrence (lowest index value)**

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          100U

float x[SIZE];
uint16_t index = SIZE + 1;

main()
{
    index = maxidx_SP_RV_2(x, SIZE);
}
```

Benchmark Information:

Number of Cycles = $3*N + 21$ cycles (including the call and return)

5.30 Mean of Real and Imaginary Parts of a Complex Vector

Description:

This module calculates the mean of real and imaginary parts of a complex vector.

$$Y_{re} = \frac{\sum X_{re}}{N}$$

$$Y_{im} = \frac{\sum X_{im}}{N}$$

Header File:

fpu_vector.h

Declaration:

```
complex_float mean_SP_CV_2(const complex_float *x, const Uint16 N)
```

Usage:

```
y = mean_SP_CV_2(x, N);
```

complex_float *x

input complex array

Uint16 N

length of x array

complex_float y

result

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- 1. N must be EVEN and a minimum of 4.**

Example:

```
#include "fpu_vector.h"

#define SIZE          100U

complex_float x[SIZE];
complex_float mean = {0,0};

main()
{
    mean = mean_SP_CV_2(x, SIZE);
}
```

Benchmark Information:

Number of Cycles = $2 * N + 34$ cycles (including the call and return)

5.31 Median of a Real Valued Array of Floats (Preserved Inputs)

Description:

This module computes the median of a real valued array of floats. The input array is preserved. If input array preservation is not required, use `median_SP_RV()` for better performance. This function calls `median_SP_RV()` and `memcpy_fast()`.

Header File:

`fpu_vector.h`

Declaration:

```
float32 median_noreorder_SP_RV(const float32 *x, Uint16 N)
```

Usage:

```
y = median_noreorder_SP_CV(x, N);
```

float32 *x

pointer to array of real input values

Uint16 N

size of x array

float32 y

the median of x[]

Alignment Requirements:

None

Notes:

1. This function simply makes a local copy of the input array, and then calls `median_SP_CV()` using the copy
2. The length of the copy of the input array is allocated at compile time by the constant "K" defined in the code. If the passed parameter N is greater than K, memory corruption will result. Be sure to recompile the library with an appropriate value $K \geq N$ before executing this code. The library uses $K = 256$ as the default value.

Example:

```
#include "fpu_vector.h"

#define SIZE          256U

float x[SIZE];
float median = 0.0f;

main()
{
    median = median_noreorder_SP_RV(x, SIZE);
}
```

Benchmark Information:

The cycles for this function are data dependent and therefore the benchmark cannot be provided.

5.32 Median of a real array of floats

Description:

This module computes the median of a real array of floats. The Input array is NOT preserved. If input array preservation is required, use `median_noreorder_SP_RV()`.

Header File:

`fpu_vector.h`

Declaration:

```
float32 median_SP_RV(float32 *, Uint16)
```

Usage:

```
z = median_SP_RV(x, N);
```

float32 *x

input array

Uint16 N

length of x array

float32 y

result

Alignment Requirements:

None

Notes:

- 1. This function is destructive to the input array x in that it will be sorted during function execution. If this is not allowable, use `median_noreorder_SP_CV()`.**
- 2. This function should be compiled with `-o4`, `-mf5`, and no `-g` compiler options for best performance.**

Example:

```
#include "fpu_vector.h"

#define SIZE          256U

float x[SIZE];
float median = 0.0f;

main()
{
    median = median_SP_RV(x, SIZE);
}
```

Benchmark Information:

The cycles for this function are data dependent and therefore the benchmark cannot be provided.

5.33 Complex Multiply of Two Floating Point Numbers

Description:

This module multiplies two floating point complex values.

$$\begin{aligned} Y_{re} &= W_{re} * X_{re} - W_{im} * X_{im} \\ Y_{im} &= W_{re} * X_{im} + W_{im} * X_{re} \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
complex_float mpy_SP_CSxCS(complex_float w, complex_float x)
```

Usage:

```
y = mpy_SP_CSxCS(w,x);
```

complex_float w

input 1

complex_float x

input 2

complex_float y

result

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;

main()
{
    uint16_t i;
    for(i = 0; i < SIZE; i++){
```

```
    __asm(" NOP");  
    z[i] = mpy_SP_CSxCS(w1[i], w2[i]);  
    __asm(" NOP");  
    }  
}
```

Benchmark Information:

Number of Cycles = 19 cycles (including the call and return)

5.34 Complex Multiply of Two Complex Vectors

Description:

This module performs complex multiplication on two input complex vectors.

$$\begin{aligned} Y_{re}[i] &= W_{re}[i] * X_{re}[i] - W_{im}[i] * X_{im}[i] \\ Y_{im}[i] &= W_{re}[i] * X_{im}[i] + W_{im}[i] * X_{re}[i] \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_CVxCV(complex_float *y, const complex_float *w,
                  const complex_float *x, const Uint16 N)
```

Usage:

```
mpy_SP_CVxCV(y, w, x, N);
```

complex_float *y

result complex array

complex_float *w

input complex array 1

complex_float *x

input complex array 2

Uint16 N

length of w, x, and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;

main()
```

```
{  
    mpy_SP_CVxCV(z, w1, w2, SIZE);  
}
```

Benchmark Information:

Number of Cycles = $10 \cdot N + 16$ cycles (including the call and return)

5.35 Multiplication of a Complex Vector and the Complex Conjugate of another Vector

Description:

This module multiplies a complex vector (w) and the complex conjugate of another complex vector (x).

$$\begin{aligned} X_{re}^*[i] &= X_{re}[i] \\ X_{im}^*[i] &= -X_{im}[i] \\ Y_{re}[i] &= W_{re}[i] * X_{re}[i] - W_{im}[i] * X_{im}^*[i] \\ Y_{im}[i] &= W_{re}[i] * X_{im}^*[i] + W_{im}[i] * X_{re}[i] \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_CVxCVC(complex_float *y, const complex_float *w,
                  const complex_float *x, const Uint16 N)
```

Usage:

```
mpy_SP_CVxCVC(y, w, x, N);
```

complex_float *y

result complex array

complex_float *w

input complex array 1

complex_float *x

input complex array 2

Uint16 N

length of w, x, and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
```

```
float c;  
  
main()  
{  
    mpy_SP_CVxCVC(z, w1, w2, SIZE);  
}
```

Benchmark Information:

Number of Cycles = $11 * N + 16$ cycles (including the call and return)

5.36 Multiplication of a Real scalar and a Real Vector

Description:

This module multiplies a real scalar and a real vector.

$$Y[i] = C * X[i]$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_RSxRV_2(float32 *y, const float32 *x,
                    const float32 c, const Uint16 N)
```

Usage:

```
mpy_SP_RSxRV_2(y, x, c, N);
```

float32 *y

result real array

float32 *x

input real array

float32 c

input real scalar

Uint16 N

length of x and y array

Alignment Requirements:

None

Notes:

- N must be EVEN and a minimum of 4.**

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;

main()
{
    mpy_SP_RSxRV_2(y, x1, c, SIZE);
}
```

Benchmark Information:

Number of Cycles = 2*N + 15 cycles (including the call and return)

5.37 Multiplication of a Real Scalar, a Real Vector, and another Real Vector

Description:

This module multiplies a real scalar with a real vector. and another real vector.

$$Y[i] = C * W[i] * X[i]$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_RSxRVxRV_2(float32 *y, const float32 *w,
                       const float32 *x, const float32 c, const Uint16 N)
```

Usage:

```
mpy_SP_RSxRVxRV_2(y, w, x, c, N);
```

float32 *y

result real array

float32 *w

input real array 1

float32 *x

input real array 2

float32 c

input real scalar

Uint16 N

length of w, x and y arrays

Alignment Requirements:

None

Notes:

1. N must be EVEN and a minimum of 4.

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;

main()
{
    mpy_SP_RSxRVxRV_2(y, x1, x2, c, SIZE);
}
```

Benchmark Information:

Number of Cycles = 3*N + 22 cycles (including the call and return)

5.38 Multiplication of a Real Vector and a Complex Vector

Description:

This module multiplies a real vector and a complex vector.

$$\begin{aligned} Y_{re}[i] &= X[i] * W_{re}[i] \\ Y_{im}[i] &= X[i] * W_{im}[i] \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_RVxCV(complex_float *y, const complex_float *w,
                  const float32 *x, const Uint16 N)
```

Usage:

```
mpy_SP_RVxCV(y, x, c, N);
```

complex_float *y
result complex array

complex_float *w
input complex array

float32 *x
input real array

Uint16 N
length of w, x, and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;
```

```
main()
{
    mpy_SP_RVxCV(z, w1, x1, SIZE);
}
```

Benchmark Information:

Number of Cycles = $5 \cdot N + 15$ cycles (including the call and return)

5.39 Multiplication of a Real Vector and a Real Vector

Description:

This module multiplies two real vectors.

$$Y[i] = W[i] * X[i]$$

Header File:

fpu_vector.h

Declaration:

```
void mpy_SP_RVxRV_2(float32 *y, const float32 *w,
                   const float32 *x, const Uint16 N)
```

Usage:

```
mpy_SP_RVxRV_2(y, w, x, N);
```

float32 *y

result real array

float32 *w

input real array 1

float32 *x

input real array 2

Uint16 N

length of w, x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be EVEN and a minimum of 4.**

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;

main()
```

```
{  
    mpy_SP_RVxRV_2 (y, x1, x2, SIZE);  
}
```

Benchmark Information:

Number of Cycles = $3 \cdot N + 17$ cycles (including the call and return)

5.40 Sort an Array of Floats

Description:

This module sorts an array of floats. This function is a partially optimized version of qsort.c from the C28x cgtools lib qsort() v6.0.1.

Header File:

fpu_vector.h

Declaration:

```
void qsort_SP_RV(void *x, Uint16 N)
```

Usage:

```
qsort_SP_RV(x, N);
```

void *x

input array of floats

Uint16 N

size of x array

Alignment Requirements:

None

Notes:

- 1. Performance is best with -O1 -mf3 compiler options**

Example:

```
#include "fpu_vector.h"

#define SIZE          100U

float x[SIZE];

main()
{
    qsort_SP_RV(x, SIZE);
}
```

Benchmark Information:

The cycles for this function are data dependent and therefore the benchmark cannot be provided.

5.41 Rounding (Unbiased) of a Floating Point Scalar

Description:

This module performs the unbiased rounding of a floating point scalar.

Header File:

fpu_vector.h

Declaration:

```
float32 rnd_SP_RS(float32 x)
```

Usage:

```
y = rnd_SP_RS(x);
```

float32 x

input value

float32 y

result

Alignment Requirements:

None

Notes:**1. numerical examples:**

rnd_SP_RS(+4.4) = +4.0

rnd_SP_RS(-4.4) = -4.0

rnd_SP_RS(+4.5) = +5.0

rnd_SP_RS(-4.5) = -5.0

rnd_SP_RS(+4.6) = +5.0

rnd_SP_RS(-4.6) = -5.0

Example:

```
#include "fpu_vector.h"

#define SIZE          100U

float x[SIZE];
float y[SIZE];

main()
{
    uint16_t i;
    for(i = 0; i < SIZE; i++)
    {
        y[i] = rnd_SP_RS(x[i]);
    }
}
```

Benchmark Information:

Number of Cycles = 18 cycles (including the call and return)

5.42 Subtraction of a Complex Scalar from a Complex Vector

Description:

This module subtracts a complex scalar from a complex vector.

$$\begin{aligned} Y_{re}[i] &= X_{re}[i] - C_{re} \\ Y_{im}[i] &= X_{im}[i] - C_{im} \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void sub_SP_CSxCV(complex_float *y, const complex_float *x,
                  const complex_float c, const Uint16 N)
```

Usage:

```
sub_SP_CSxCV(y, w, c, N);
```

complex_float *y
result complex array

complex_float *x
input complex array

complex_float c
input complex scalar

Uint16 N
length of x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;
```

```
main()
{
    sub_SP_CSxCV(z, w1, w2[0], SIZE);
}
```

Benchmark Information:

Number of Cycles = $4 \cdot N + 18$ cycles (including the call and return)

5.43 Subtraction of a Complex Vector and another Complex Vector

Description:

This module subtracts a complex vector from another complex vector.

$$\begin{aligned} Y_{re}[i] &= W_{re}[i] - X_{re}[i] \\ Y_{im}[i] &= W_{im}[i] - X_{im}[i] \end{aligned}$$

Header File:

fpu_vector.h

Declaration:

```
void sub_SP_CVxCV(complex_float *y, const complex_float *w,
                 const complex_float *x, const Uint16 N)
```

Usage:

```
sub_SP_CVxCV(y, w, x, N);
```

complex_float *y
result complex array

complex_float *w
input complex array 1

complex_float *x
input complex array 2

Uint16 N
length of w, x and y arrays

The type "complex_float" is defined as

```
typedef struct{
    float32 dat[2];
}complex_float;
```

Element dat[0] is the real part, dat[1] is the imaginary part.

Alignment Requirements:

None

Notes:

- N must be at least 2**

Example:

```
#include "fpu_vector.h"

#define SIZE          64U

float x1[SIZE];
float x2[SIZE];
float y[SIZE];
complex_float w1[SIZE];
complex_float w2[SIZE];
complex_float z[SIZE];
float c;
```

```
main()
{
    sub_SP_CVxCV(z, w1, w2, SIZE);
}
```

Benchmark Information:

Number of Cycles = $6 \cdot N + 15$ cycles (including the call and return)

5.44 Fast Square Root

Description:

This function is an inline optimized fast square root function using two iterations of the newton raphson method to achieve an accurate result.

Header File:

fpu_math.h

Declaration:

```
inline static float32 __ffsqrtf(float32 x)
```

Usage:

```
__ffsqrtf(x);
```

float32 x

input variable

Alignment Requirements:

None

Notes:

1. Performance is best with -o2, -mn compiler options (cgtools v6.0.1)

Example:

```
#include "fpu\_math.h"

float fInput1, fInput2;
float fOutput1, fOutput2;

main()
{
    __asm(" NOP");
    fOutput1 = __ffsqrtf(fInput1);
    fOutput2 = __ffsqrtf(fInput2);
    __asm(" NOP");
}
```

Benchmark Information:

A single invocation of the __ffsqrtf function takes 22 cycles to complete. Inspection of the generated assembly code would reveal 11 NOP's used as delay slots between instructions. If the user were to chain back-to-back invocations of the __ffsqrtf function, and then subsequently use the results in either arithmetic or assignment statements, the compiler will interleave the instructions of both functions, effectively resulting in 11 cycles per function call. The compiler will not interleave the instructions of back-to-back functions if their results are subsequently used in logical statements.

5.45 Optimized Memory Copy

Description:**Header File:**

fpu_vector.h

Declaration:

This module performs optimized memory copies.

```
void memcpy_fast(void* dst, const void* src, Uint16 N)
```

Usage:

```
memcpy_fast(dst, src, N);
```

void* dst

pointer to destination

const void* src

pointer to source

Uint16 N

number of 16-bit words to copy

Alignment Requirements:

None

Notes:

1. The function checks for the case of N=0 and just returns if true.

Example:

```
#include "fpu_vector.h"

#define SIZE          256U

float x[SIZE];
float y[SIZE];

main()
{
    memcpy_fast(x, y, SIZE*sizeof(float));
}
```

Benchmark Information:

Number of Cycles = 1 cycle per copy + 20 cycles of overhead (including the call and return).
This assumes src and dst are located in different internal RAM blocks.

5.46 Optimized Memory Copy (Far Memory)

Description:

Header File:

fpu_vector.h

Declaration:

This module performs optimized memory copy of data in far (>22-bit address space) memory to near memory

```
void memcpy_fast_far(volatile void* dst, volatile const void* src, uint16_t N);
```

Usage:

```
memcpy_fast_far(dst, src, N);
```

volatile void* dst

pointer to destination

volatile const void* src

pointer to source

N

number of 16-bit words to copy

Alignment Requirements:

None

Notes:

1. The function checks for the case of N=0 and just returns if true.
2. This function is restricted to C28x devices with the FPU.
3. This function is intended for data above 22 bits address. For input data at or below 22 bits address, use memcpy_fast instead for better performance.
4. PREAD and PWRITE are used in the function, but this is OK with above 22-bit address since the program bus is used for stack access (below 22 bits). The data bus is used for the >22-bit address access.

Example:

Please refer to the **emif1_16bit_sdram_far** example in the F2837xD device_support v150 folder. This function is primarily used to copy data from the EMIF space (SDRAM) that lies beyond the 22-bit address space of the CPU into "near" memory.

```
#include "fpu_vector.h"

#define SIZE          0x500 // 32-Bit Word

//Buffer in local memory
Uint32 g_ulLocalRAMBuf[SIZE];
//Buffer in far memory
__attribute__((far)) volatile Uint32 g_ulSDRAMBuf[SIZE];

main()
{
    // Read far memory buffer into local (near) buffer
    memcpy_fast_far(g_ulLocalRAMBuf, g_ulSDRAMBuf, SIZE);
}
```

}

Benchmark Information:

The performance of this function differs depending on the address alignment of the src and dst addresses (pointers).

1. If both pointers have the same alignment (even or odd address), then 32-bit copies are used for the bulk of the transfers. This allows performance to approach 1 cycle/word (16-bit word) plus overhead.
2. If the two pointers have different alignments (one even aligned, the other odd aligned) then 16-bit transfers must be used. This provides performance approaching 2 cycles/word (16-bit word) plus overhead.

The above benchmarks assume that the src and dst are located in different zero wait-state internal memory blocks (so there are no memory stalls). If one or both of src and dst are located differently (e.g. external memory or internal flash) the user should factor in the hardware latency of the memory in question in addition to the benchmark numbers mentioned above. This function was designed to work with data located in “far” memory (> 22-bit address space). If both the source and destination are located in near memory, use `memcpy_fast()` instead for potentially better performance.

5.47 Optimized Memory Set

Description:

This module performs optimized memory sets.

Header File:

fpu_vector.h

Declaration:

```
void memset_fast(void* dst, int16 value, Uint16 N)
```

Usage:

```
memset_fast(dst, value, N);
```

void* dst

pointer to destination

int16 value

initialization value

Uint16 N

number of 16-bit words to initialize

Alignment Requirements:

None

Notes:

1. The function checks for the case of N=0 and just returns if true.

Example:

```
#include "fpu_vector.h"

#define SIZE          256U

int16_t x[SIZE];

main()
{
    memset_fast(x, 4, SIZE);
}
```

Benchmark Information:

Number of Cycles = 1 cycle per copy + 20 cycles of overhead (including the call and return).
This assumes src and dst are located in different internal RAM blocks.

6 Benchmarks

The benchmarks were obtained with the following compiler settings for the libraries:

```
-v28 -mt -ml -g --diag_warning=225 --float_support=fpu32 --tmu_support=tmu0
```

Table 6.1 summarizes the performance metrics for all the library routines. These numbers were obtained by profiling the code in the examples directory.

Library	Function	Cycles ¹
FFT	CFFT_f32	1116, N = 32
		2326, N = 64
		5024, N = 128
		11018, N = 256
		24243, N = 512
		53213, N = 1024
	CFFT_f32t	1116, N = 32
		2326, N = 64
		5024, N = 128
		11018, N = 256
		24243, N = 512
		53213, N = 1024
	CFFT_f32_win	153, N = 32
		281, N = 64
		537, N = 128
		1049, N = 256
		2073, N = 512
		4121, N = 1024
	CFFT_f32_win_dual	273, N = 32
		529, N = 64
		1041, N = 128
		2065, N = 256
		4113, N = 512
		8209, N = 1024
	CFFT_f32u	1346, N = 32
		2780, N = 64
		5926, N = 128
		12816, N = 256
		27833, N = 512
		60387, N = 1024
	CFFT_f32ut	1346, N = 32
		2780, N = 64
		5926, N = 128
12816, N = 256		
27833, N = 512		
60387, N = 1024		
CFFT_f32_sincostable ²	N/A	
CFFT_f32_mag	599, N = 32	

Continued on next page

Table 6.1 – continued from previous page

Module	Function	Cycles
		1175, N = 64
		2327, N = 128
		4631, N = 256
		9239, N = 512
		18455, N = 1024
	CFFT_f32_mag_TMU0	178, N =32
		338, N = 64
		658, N = 128
		1298, N = 256
		2578, N = 512
		5138, N = 1024
	CFFT_f32s_mag	664, N =32
		1278, N = 64
		2500, N = 128
		4938, N = 256
		9808, N = 512
		19542, N = 1024
	CFFT_f32s_mag_TMU0	225, N =32
		406, N = 64
		763, N = 128
		1472, N = 256
		2885, N = 512
		5706, N = 1024
	CFFT_f32_phase ³	29734 / 1839, N =32
		63223 / 3663, N = 64
		110204 / 7311 , N = 128
		242449 / 14607, N = 256
		485200 / 29199, N = 512
		1001691 / 58383, N = 1024
	CFFT_f32_phase_TMU0	249, N =32
		473, N = 64
		921, N = 128
		1817, N = 256
		3609, N = 512
		7193, N = 1024
	ICFFT_f32	1366, N = 32
		2800, N = 64
		5946, N = 128
		12836, N = 256
		27854, N = 512
		60408, N = 1024
	ICFFT_f32t	1366, N = 32
		2800, N = 64
		5946, N = 128
		12836, N = 256
		27854, N = 512
		60408, N = 1024
	RFFT_f32	606, N = 32
		Continued on next page

Table 6.1 – continued from previous page

Module	Function	Cycles
		1272, N = 64
		2770, N = 128
		6140, N = 256
		13670, N = 512
		30352, N = 1024
		67002, N = 2048
	RFFT_f32_win	146, N = 32
		274, N = 64
		530, N = 128
		1042, N = 256
		2066, N = 512
		4114, N = 1024
		8210, N = 2048
	RFFT_f32u	662, N = 32
		1384, N = 64
		2994, N = 128
		6588, N = 256
		14566, N = 512
		32144, N = 1024
		70586, N = 2048
	RFFT_adc_f32	628, N = 32
		1290, N = 64
		2764, N = 128
		6054, N = 256
		13360, N = 512
		29466, N = 1024
		64709, N = 2048
	RFFT_adc_f32u	698, N = 32
		1444, N = 64
		3102, N = 128
		6792, N = 256
		14962, N = 512
		31387, N = 1024
		68549, N = 2048
	RFFT_f32_mag	324, N = 32
		628, N = 64
		1236, N = 128
		2452, N = 256
		4884, N = 512
		9748, N = 1024
		19476, N = 2048
	RFFT_f32_mag_TMU0	91, N = 32
		155, N = 64
		283, N = 128
		539, N = 256
		1051, N = 512
		2075, N = 1024
		4123, N = 2048
		Continued on next page

Table 6.1 – continued from previous page

Module	Function	Cycles
	RFFT_f32s_mag	406, N = 32
		715, N = 64
		1328, N = 128
		2549, N = 256
		4986, N = 512
		9855, N = 1024
		19588, N = 2048
	RFFT_f32s_mag_TMU0	147, N = 32
		233, N = 64
		399, N = 128
		725, N = 256
		1370, N = 512
		2657, N = 1024
		5223, N = 2048
	RFFT_f32_phase ³	14382 / 922, N = 32
		28470 / 1882, N = 64
		58674 / 3802, N = 128
		104929 / 7642, N = 256
		235592 / 15322, N = 512
		477211 / 30682, N = 1024
		846597 / 61402, N = 2048
	RFFT_f32_phase_TMU0	144, N = 32
		272, N = 64
		528, N = 128
		1040, N = 256
		2064, N = 512
		4112, N = 1024
		8208, N = 2048
RFFT_f32_sincostable ²	N/A	
Vector	abs_SP_CV	28*N + 9 (N - vector size)
	abs_SP_CV_2	18*N + 22 (N - vector size)
	abs_SP_CV_TMU0	30, N = 1 (N - vector size)
		7.5*(N)+21, 1<N<8 and N even
		7.5*(N-1)+38, 1<N<8 and N odd
		4*(N-6)+56, N>=8 and N even
		4*(N-7)+73, N>=8 and N odd
	add_SP_CSxCV	4*N + 18 (N - vector size)
	add_SP_CVxCV	6*N + 15 (N - vector size)
	iabs_SP_CV	25*N + 13 (N - vector size)
	iabs_SP_CV_2	15*N + 22 (N - vector size)
	iabs_SP_CV_TMU0	35, N = 1 (N - vector size)
		10*(N)+24, 1<N<8 and N even
		10*(N-1)+46, 1<N<8 and N odd
5*(N-6)+67, N>=8 and N even		
5*(N-7)+89, N>=8 and N odd		
mac_SP_RVxCV	3*N + 27 (N - vector size)	
mac_SP_i16RVxCV	3*N + 28 (N - vector size, even)	
	3*N + 29 (N - vector size, odd)	

Continued on next page

Table 6.1 – continued from previous page

Module	Function	Cycles	
Math	maxidx_SP_RV_2	$3*N + 21$ (N - vector size)	
	mean_SP_CV_2	$2*N + 34$ (N - vector size)	
	median_noreorder_SP_RV ⁴	N/A	
	median_SP_RV ⁴	N/A	
	mpy_SP_CSxCS	19	
	mpy_SP_CVxCV	$10*N + 16$ (N - vector size)	
	mpy_SP_CVxCVC	$11*N + 16$ (N - vector size)	
	mpy_SP_RSxRV_2	$2*N + 15$ (N - vector size)	
	mpy_SP_RSxRVxRV_2	$3*N + 22$ (N - vector size)	
	mpy_SP_RVxCV	$5*N + 15$ (N - vector size)	
	mpy_SP_RVxRV_2	$3*N + 17$ (N - vector size)	
	qsort_SP_RV ⁴	N/A	
	rnd_SP_RS	18	
	sub_SP_CSxCV	$4*N + 18$ (N - vector size)	
	sub_SP_CVxCV	$6*N + 15$ (N - vector size)	
	__fsqrt ⁶	22	
	FIR_FP_calc ⁵	$N + 55$ (N is filter order)	
	Utility	memcpy_fast ⁷	$N + 20$ (N - memory size)
		memcpy_fast_far ⁸	N/A
		memset_fast ⁷	$N + 20$ (N - memory size)

Table 6.1: Benchmark for the FPU Library Routines.

¹Includes call and return instructions.

²This function is written in C and not optimized.

³Numbers to the left of / were obtained using the standard run time support library while those to the right were with the fast runtime support library.

⁴The cycles for this function are data dependent and therefore the benchmark cannot be provided.

⁵N is the order of the FIR filter. For e.g. N = 31, cycle count = 85.

⁶Two back to back calls to the __fsqrt can yield a cycle count of 11 per square root. Please refer to the API chapter for more details.

⁷This assumes source and destination are located in different internal RAM blocks.

⁸Refer to the API documentation of this function for benchmark details

7 Revision History

V1.50.00.00: Moderate Update

- Added TMU0 supported phase and magnitude functions
 - CFFT_f32_mag_TMU0
 - CFFT_f32s_mag_TMU0
 - RFFT_f32_mag_TMU0
 - RFFT_f32s_mag_TMU0
 - CFFT_f32_phase_TMU0
 - RFFT_f32_phase_TMU0
- Corrected issue with global pointer alignment (causing data corruption) for the FFT functions (CFFT_f32, CFFT_f32u, ICFFT_f32)
- Optimized magnitude functions (non-TMU)
 - CFFT_f32_mag
 - CFFT_f32s_mag
 - RFFT_f32_mag
 - RFFT_f32s_mag
- Removed scaling prior to arc-tangent call in the RFFT phase function, RFFT_f32_phase
- Library now has a single build configuration, ISA_C28FPU32
- Added a memcpy function to copy data from far (> 22-bit) memory, memcpy_fast_far
- Added windowing functions and tables, along with supporting examples
 - CFFT32_f32_win
 - CFFT32_f32_win_dual
 - RFFT_f32_win
- Added routine for a Multiply-Accumulate of a real vector and a complex vector (both single precision floating point), mac_SP_RVxCV
- Added routine for a Multiply-Accumulate of a real vector (16-bit signed integer) and a complex vector (single precision float), mac_SP_i16RVxCV
- Added twiddle factor tables and alternate CFFT (aligned and unaligned), ICFFT implementations to use this table
 - CFFT_f32t
 - CFFT_f32ut
 - ICFFT_f32t
- Updated all examples to work on the F2837xD

V1.40.00.00: Moderate Update

- Revised documentation
- Re-factored all library and example projects to use CGT v6.2.4
- Updated all examples to work with CCS v5
- Added TMU0 build configuration to the library and an example to demonstrate functions that use the TMU
- Corrected circular buffer limitation (256 words) for the FIR filter implementation by using C2xLP addressing mode which permits a circular buffer up to a maximum size of 65536 words

V1.31: Minor Update

- Revised documentation

- Updated median_SP_RV() routine

V1.30: Moderate Update

- Added vector and matrix functions and examples
- Added Inverse complex FFT and example
- Revised benchmark numbers
- Revised alignment requirements for FFT's

V1.20: Moderate Update

Added equiripple FIR filter function

V1.10: Moderate Update

Includes the complex FFT and real FFT with 12-bit ADC fixed-point input supporting functions

V1.00: Initial Release

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated