

IPC-2226
October 2000

Design Standard for High Density Interconnect (HDI) Printed Boards

HDI Design Subcommittee (D-41)

Working Draft

A

Published by IPC
2215 Sanders Road
Northbrook, IL 60062-6135
847.509.9700
Fax 847.509.9798

October 2000

This page intentionally left blank.

IPC-2226 Design Standard for High Density Interconnect (HDI) Printed Boards

1 SCOPE

This standard establishes requirements and considerations for the design of organic and inorganic high density interconnect (HDI) printed boards and its forms of component mounting and interconnecting structures.

1.1 Purpose The requirements contained herein are intended to establish design principles and recommendations that **shall** be used in conjunction with the detailed requirements of IPC-2221. In addition, when the core material reflects requirements identified in the sectional standards (IPC-2222, IPC-2223, IPC-2224, and IPC-2225), that information becomes a mandatory part of this standard.

The standard provides recommendations for signal, power, ground, and mixed distribution layers, dielectric separation, via formation and metallization requirements and other design features that are necessary for HDI-advanced IC interconnection substrates. Included are trade-off analyses required to match the mounting structure to the selected chip set.

1.2 Document Hierarchy Document hierarchy **shall** be in accordance with the generic standard IPC-2221.

1.3 Presentation All dimensions and tolerances in this standard are represented in SI (metric) units with Imperial units following as a hard conversion for reference only (e.g., 0.01cm [0.0039 in]) .

1.4 Interpretation Interpretation **shall** be in accordance with the generic standard IPC-2221.

1.5 Classification of Products Classification of products **shall** be in accordance with the generic standard IPC-2221 and as stated in 1.5.1 and 1.5.2 of this standard.

1.5.1 Core Types When HDI products utilize core interconnections, the core type(s) and their materials **shall** be in accordance with IPC-2222 for rigid and IPC-2223 for flexible core interconnections. For passive cores, the materials **shall** be in accordance with IPC-2221.

1.5.2 HDI Types The design designation system of this standard recognizes the six industry approved design types (see IPC/JPCA-2315) used in the manufacture of HDI printed boards. The designations in this section determine the HDI design type by defining the number and location of HDI layers that may or may not be combined with a substrate (core [C] or passive [P]).

For instance, an HDI printed board with two layers of HDI on one side of the core and one layer of HDI on the other side of the core would be 2 [C] 1.

The following definitions apply to all forms of HDI.

TYPE I 1 [C] 0 or 1 [C] 1 – with through vias connecting the outer layers (see 5.2.1).

TYPE II 1 [C] 0 or 1 [C] 1 – with buried vias in the core and may have through vias connecting the outer layers (see 5.2.2).

TYPE III ≥ 2 [C] ≥ 0 – may have buried vias in the core and may have through vias connecting the outer layers (see 5.2.3).

TYPE IV ≥ 1 [P] ≥ 0 – where P is a passive substrate with no electrical connection (see 5.2.4).

TYPE V Coreless constructions using layer pairs (see 5.2.5).

TYPE VI Alternate constructions (see 5.2.6).

1.6 Via Formation Via formation will be different from that considered in IPC-2221 since additional methods for via formation, in addition to drilled vias, will be used. The methods for via formation, lamination/coating, and sequential layer process are covered in 9.1.1.

2 APPLICABLE DOCUMENTS

The following documents form a mandatory part of this standard and all requirements stated therein apply, unless modified in the section where they are invoked.

The revision of the document in effect at the time of solicitation shall take precedence.

2.1 IPC

IPC-CF-152	Composite Metallic Materials Specification for Printed Wiring Boards
IPC-FC-232	Adhesive Coated Dielectric Films for Use as Cover Sheets for Flexible Printed Wiring
IPC-PD-335	Electronic Packaging Handbook
IPC-AM-361	Specification for Rigid Substrates For Additive Process Boards
IPC-TM-650	Test Methods Manual Method 2.1.1 Method 2.1.6
IPC-SM-782	Surface Mount Design and Land Pattern Standard
IPC-2221	Generic Standard on Printed Board Design
IPC-2222	
IPC-2223	
IPC-4101	Specification for Base Materials for Rigid and Multilayer Printed Boards
IPC/JPCA-4104	Qualification and Performance Specification for Dielectric Materials for High Density Interconnect Structures(HDI)
IPC-4412	Specification For Finished Fabric Woven From "E" Glass for Printed Board
IPC-4562	Metal Foil for Printed Wiring Applications
IPC-9252	Guidelines and Requirements for Electrical Testing of Unpopulated Printed Boards
IPC-6016	Qualification and Performance Specification for High Density Interconnect (HDI) Structures

2.1.2 Joint Industry Standards²

J-STD-001	Requirements for Soldered Electrical and Electronic Assemblies
J-STD-003	Solderability Test Methods for Printed Wiring Boards
J-STD-012	Implementation of Flip Chip and Chip Scale Technology
J-STD-013	Implementation of BGA and fine Pitch Technology

2.1.4 Underwriters Laboratories⁴

UL 746E	Standard Polymeric Materials, Materials Used in Printed Wiring Boards
---------	---

¹The Institute for Interconnecting and Packaging Electronic Circuits

²Application for copies should be addressed to Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094.

³Underwriter's Laboratories, 333 Pfingsten Avenue, Northbrook, IL 60062

3 GENERAL REQUIREMENTS

3.1 Terms and Definitions Terms and definitions **shall** be as stated in IPC-T-50, IPC/JPCA-6801 and 3.1.1 through 3.1.8.

3.1.1 Microvia (Build-Up Via) Formed blind and buried vias that are ≤ 0.15 mm in diameter and have pad diameters that are ≤ 0.35 mm.

NOTE: Formed holes > 0.15 mm in diameter will be referred to as vias within this standard.

3.1.2 Capture Land (Via Top Land) Land where the microvia originates; varies in shape and size based on use (i.e., component mounting, via entrance, and conductor).

3.1.3 Target Land (Via Bottom Land) Land on which a microvia ends.

3.1.4 Stacked Vias A via formed by stacking one or more microvias on a buried via that provides an interlayer connection between three or more conductive layers.

3.1.5 Stacked Microvias A microvia formed by stacking one or more microvias on a microvia that provides an interlayer connection between three or more conductive layers.

3.1.6 Staggered Vias A microvia on one layer connecting to a via on a second layer, which are offset such that the land diameters are tangential or greater. Figure 3-1 displays an example of staggered vias.



Figure 3-1 Staggered Via

3.1.7 Staggered Microvias A set of microvias, formed on two or more different layers, which are offset such that the land diameters are tangential or greater.




Figure 3-2 Staggered Microvias

3.1.8 Variable Depth Microvia/Via Microvias or vias formed in one operation, penetrating two or more HDI dielectric layers and terminating at one or more different layers.

3.2 Design Tradeoffs The information contained in this section describes the general parameters to be considered by all disciplines prior to and during the design cycle of an HDI substrate.

Designing the physical features and selecting the materials for HDI substrates involve balancing the electrical, mechanical, and thermal performance as well as the reliability, manufacturing, and cost of the HDI board. The tradeoff checklist (see Table 3-1) identifies the effect of changing each of the physical features or materials. Costs of the board and assembly can be and frequently are affected by these same parameters.

How to read Table 3-1: As an example, the first row of the table indicates that if the dielectric thickness to ground is increased, the lateral crosstalk also increases and the resultant performance of the PWB is degraded (because lateral crosstalk is not a desired property).

Table 3-1 PWB Design/Performance Tradeoff Checklist

Design Feature	Class Electrical Performance (EP) Mechanical Performance (MP) Reliability (R) Manufacturability/Yield (M/Y)	Performance Parameter	Impact if Design Feature is Increased			
			Performance Parameter is:		Resulting Performance or Reliability is:	
			Increased	Decreased	Enhanced	Degraded
Dielectric Thickness to Ground	EP	Lateral Crosstalk	X			X
	EP	Vertical Crosstalk	X			X
	EP	Characteristic Impedance	X			Design Driven
	MP	Physical Size/Weight	X			X
Line Spacing	EP	Lateral Crosstalk		X	X	
	EP	Vertical Crosstalk		X	X	
	MP	Physical Size/Weight	X			X
	M/Y	Electrical Isolation	X		X	
Coupled Line Length	EP	Lateral Crosstalk	X			X
	EP	Vertical Crosstalk	X			X
Line Width	EP	Lateral Crosstalk		X	X	
	EP	Vertical Crosstalk	X			X
	EP	Characteristic Impedance		X	Design Driven	
	MP	Physical Size/Weight	X		Design Driven	
	R	Signal Conductor Integrity	X		X	
	M/Y	Electrical Continuity	X		X	
Line Thickness	EP	Lateral Crosstalk	X			X
	R	Signal Conductor Integrity	X		X	
Vertical Line	EP	Vertical		X	X	

Design Feature	Class Electrical Performance (EP) Mechanical Performance (MP) Reliability (R) Manufacturability/Yield (M/Y)	Performance Parameter	Impact if Design Feature is Increased			
			Performance Parameter is:		Resulting Performance or Reliability is:	
			Increased	Decreased	Enhanced	Degraded
Spacing		Crosstalk				
Z ₀ of PWB vs. Z ₀ of Device	EP	Reflections		X	X	
Distance between Via Walls	R	Electrical Isolation	X <i>Nick Watts to supply plots</i>		X	
Annular Ring (capture and target land to via)	M/Y	Producibility	X		X	
Signal Layer	MP	Physical Size/Weight	X			X
Quantity	M/Y	Layer-to-Layer Registration		X		X
Component I/O Pitch Board Thickness	MP	Physical Size/Weight	X			X
	R	Via Integrity		X		X
	M/Y	Via Plating Thickness		X		X
Copper Plating Thickness	R	Via Integrity	X		X	
Aspect Ratio	R	Via Integrity		X		X
	M/Y	Producibility		X		X
Overplate (Nickel - Kevlar only)	R	Via Integrity	X		X	
Via Diameter	M/Y	Via Plating Thickness	X		X	
	R	Via Integrity	X		X	
Laminate Thickness (Core)	EP	Lateral Crosstalk	X			X
	EP	Vertical Crosstalk		X	X	
	EP	Characteristic Impedance	X		Design Driven	
	MP	Physical Size/Weight	X			X
	R	Via Integrity		X		X
	MP	Flatness Stability	X		X	
Prepreg Thickness (Core)	EP	Lateral Crosstalk	X			X

Design Feature	Class Electrical Performance (EP) Mechanical Performance (MP) Reliability (R) Manufacturability/Yield (M/Y)	Performance Parameter	Impact if Design Feature is Increased			
			Performance Parameter is:		Resulting Performance or Reliability is:	
			Increased	Decreased	Enhanced	Degraded
	EP			X	X	
	EP		X		Design Driven	
	EP		X			X
	R	Via Integrity		X		X
Dielectric Thickness (HDI) Layer(s)	EP	Lateral Crosstalk	X			X
	EP	Vertical Crosstalk		X	X	
	EP	Characteristic Impedance	X		Design Driven	
	MP	Physical Size/Weight	X			X
	R	Via Integrity		X		X
	MP	Flatness Stability		X		X
Dielectric Constant	EP	Reflections	X			X
	EP	Characteristic Impedance		X	Design Driven	
	EP	Signal Speed		X	Design Driven	
CTE (out-of-plane)	R	Via Integrity		X		X
CTE (in-plane)	R	Solder Joint Integrity		X		X
	R	Signal Conductor Integrity		X		X
Resin T _g	R	Via Integrity	X		X	
	R	Solder Joint Integrity	X		X	
Copper Ductility	R	Via Integrity	X		X	
	R	Signal Conductor Integrity	X		X	
Copper Peel Strength	R	Component Land Adhesion to HDI Dielectric	X		X	
Dimensional Stability	M/Y	Layer-to-Layer Registration	X		X	
Resin Flow	M/Y	PWB Resin		X	X	

Design Feature	Class Electrical Performance (EP) Mechanical Performance (MP) Reliability (R) Manufacturability/Yield (M/Y)	Performance Parameter	Impact if Design Feature is Increased			
			Performance Parameter is:		Resulting Performance or Reliability is:	
			Increased	Decreased	Enhanced	Degraded
		Voids				
Rigidity	MP	Flexural Modulus	X		Design Driven	
Volatile Content	M/Y	PWB Resin Voids	X			X

3.3 Design Layout The layout generation process for HDI constructions should include a formal design review of layout details by as many affected disciplines within the company as possible, including fabrication, assembly, testing, and those charged with thermal management. The approval of the layout by representatives of the affected disciplines will ensure that these production related factors have been considered in the design.

NOTE: Special consideration should be given to methods for ensuring the integrity of the electrical performance since the feature sizes are smaller than the capability of the presently available electrical continuity probing equipment. It is recommended that an electrical testing strategy be established for both prototype and production quantities before designing the HDI board.

3.3.1 Design Considerations The success or failure of any HDI construction depends on many interrelated design considerations, including:

- Materials selection (see Section 4).
- Manufacturing limitations are magnified for HDI substrates and restrict the capability to image, etch, form holes, plate, and register. Screened or embedded components add to the complexity of the manufacturing process.
- Assembly technology used for attaching bare chips, related components, and mixed technology for HDI substrates increase the complexity of the assembly operations.
- If an assembly is to be maintainable and repairable, consideration must be given to component land size and density, the selection of board and conformal coating materials, and component placement for accessibility. Components with underfill typically can't be reworked.
- Finished product testing/fault location requirements that might affect component placement, conductor routing, connector contact assignments, etc.
- End product assembly considerations that may affect the size and location of mounting holes, connector locations, lead protrusion limitations, part placement, and the placement of brackets and other hardware.
- End product environmental conditions, such as ambient temperature, humidity, heat generated by the components, ventilation, shock, and vibration.

3.4 Density Evaluation A wide variety of materials and processes have been used to create substrates for electronics over the last half century, from traditional printed circuits made from resins (i.e., epoxy), reinforcements (i.e., glass cloth or paper), and metal foil (i.e., copper), to ceramics metallized by various thin and thick film techniques. However, they all share a common attribute; they must route signals through conductors.

There are also limits to how much routing each can accommodate. The factors that define the limits of their wire routing ability as a substrate are:

- Pitch/distance between vias or holes in the substrate
- Number of wires that can be routed between those vias
- Number of signal layers required

In addition, the methods of producing blind and buried vias can facilitate routing by selectively occupying routing channels. Vias that are routed completely through the printed board preclude any use of that space for routing on all conductor layers.

These factors can be combined to create an equation that defines the wire routing ability of a technology. In the past, most components had terminations along the periphery on two or more sides. However area array components are more space conservative and allow coarser I/O pitches to be used (see Figure 3-3). See 5.4, which shows that very high I/O devices will require very dense substrate routing in order to interconnect the devices.




Figure 3-3 Package Size and I/O Count

3.4.1 Routability Prediction Methods

3.4.1.1 Substrate Wiring Capacity Analysis After the approved schematic/logic diagrams, parts lists, and end-product and testing requirements are provided, and before the actual layout design is started, a wiring analysis-density evaluation should be conducted. This is based on all the parts contained in the parts list but excludes the interconnection conductors. The area usage is calculated using the largest space each part occupies, including the land pattern for mounting the components on the board and “keep out” areas for “step downs” of solder.

3.4.1.2 Wiring Capacity (W_C) Wiring capacity (W_C) is the most common definition of PWB density. This connectivity definition expresses the interconnection capability of a substrate type. It

is established by determining the total length of conductors per square area of substrate (cm/cm^2 [in/in^2]), and is the total length of all conductors in all layers of the substrate divided by the area.

3.4.2 Design Basics Channel width and conductors per channel are design layout terms that refer to the distance between vias and/or component lands (channel width) and the maximum number of conductors that can be routed through each channel (conductors per channel). The feature pitch (center-to-center distance) and the size of the feature (annular ring or land size) define the channel width (see Figure 3-4 for these dimensions). The number of conductors per channel is determined by the channel width and conductor width and spacing required to meet the electrical performance of the circuit(s).

It is important to note that the land size for a microvia feature is determined, rather than simply selected, as discussed in the following.

Manufacturers successfully use a wide variety of dielectrics for microvia boards, ranging from conventional glass-reinforced epoxy to ultra-thin unreinforced materials such as resin coated copper (RCC). The product's end-use environment and expected operating life, plus certain needed board-level attributes (e.g., dielectric withstand voltage, resin content to fill buried vias or avoid resin starvation, etc.) may require a particular dielectric type and/or thickness for the microvia layer. However, before the microvia diameter can be determined, the designer must select the thickness and type of dielectric for the microvia layer of the board to be built.

In addition, a suitable value for the aspect ratio of the blind microvia is also needed. The aspect ratio is the ratio of the length of the hole to the diameter of the hole (L/D). Acceptable values for aspect ratio are somewhat board vendor dependent and indicative of the hole configuration the vendors can form and plate reliably and consistently. At the time this document was prepared, typical aspect ratios range from about 0.5 to 0.85, although much effort is being expanded to push this value above 1.0 (see Section 7).

Outer foil thickness should be known or estimated.

The required as-formed diameter of the microvia is calculated as shown in Equation 1.

$$\text{Microvia Diameter} = (j + f)/(A r) \text{ [Equation 1]}$$

Where:

j = Dielectric thickness on outer layer

f = Outer foil thickness

A r = Aspect ratio

The target pad and capture pad diameters are determined by adding two annular ring widths and a fabrication allowance to the as-formed diameter of the microvia. The required fabrication allowance is a function of material behavior and fabrication process tolerances. See Section 7 for further explanation.

It is important to consider these factors before conducting the wiring assessment to ensure realistic results for the type of board to be fabricated. Also note that conductor width and spacing (and required dielectric thickness) discussed in Section 6 and Section 7 may not be the same for Type I and Type II boards, due to plating performed on layer 2 and layer n-1 in the Type II board (see 7.1.2).

Examples of various feature pitch and conductors per channel combinations are shown in Figure 3-5.




Figure 3-4 Feature Pitch and Feature Size Defining Channel Width

	0.25 mm Pitch	0.5 mm Pitch	0.75 mm Pitch	1.0 mm Pitch	1.27 mm Pitch
Conventional FR-4 125 μ m Line 125 μ m Space 700 μ m Land					
Conventional FR-4 125 μ m Line 125 μ m Space 600 μ m Land					
High Density FR-4 100 μ m Line 100 μ m Space 600 μ m Land					
Next Gen FR-4 60 μ m Line 50 μ m Space 300 μ m Land					
Typical Microvia Large Form Factor 75 μ m Line 100 μ m Space 250 μ m Land					
Typical Microvia Small Form Factor 75 μ m Line 75 μ m Space 250 μ m Land					
Next Gen Microvia 50 μ m Line 50 μ m Space 50 μ m Land					

Figure 3-5 Feature Pitch and Conductor Per Channel Combinations

4 MATERIALS

4.1 Material Selection Material type and construction is extremely important in designing and manufacturing HDI boards.

If a core substrate is required for the HDI board, selection of the material(s) **shall** be as stated in IPC-2221. The selection of HDI materials **shall** adhere to the end product requirements. Established materials and their end product requirements are specified in IPC/JPCA-4104. That document groups materials into slash sheets that are generic in nature. Due to the changing nature of this technology, there may be acceptable materials that are not yet specified in IPC/JPCA-4104.

4.1.1 HDI Material Options It is important to research the various products to choose the one best meeting the design requirements. The attributes that should be considered are:

- Moisture absorption
- Fire retardancy
- Electrical properties
- Mechanical properties
- Thermal properties

The designer and fabricator should concurrently review material selection for cost, performance, and producibility.

New materials or desired combinations of materials should be reviewed with the substrate fabricator to ensure the end product will meet the requirements of the relevant certification body (i.e., UL, CSA, CE, etc.).

4.1.2 Designation System The following system identifies materials used for HDI substrates. This is a general identification system and does not in any way imply that all the permutations of properties and forms exist. Each specification sheet in IPC/JPCA-4104 outlines engineering and performance data for materials that can be used to manufacture HDI substrates. These materials include dielectric insulators, conductors, and dielectric/conductor combinations.

The materials contained in IPC/JPCA-4104 represent general material categories. As new materials become available, they can be added to future revisions. Users and material developers are encouraged to supply information on new materials for review by the IPC Microvia/High Density Interconnect Materials Subcommittee (D-42). Users who wish to invoke IPC/JPCA-4104 for materials not listed **shall** list a zero for the specification sheet number (IPC-4104/0).

The designation system recognizes three general material types used in manufacturing HDI:

- Dielectric insulators only
- Conductors only
- Combinations of conductors and insulators

The first level of the designations system is the material type.

Level 1 Material Type

Dielectric Insulator = IN

Conductor = CD

Conductor and Insulator = CI

The other levels used to designate a particular material depend upon Level 1. Table 4-1, Table 4-2, and Table 4-3 illustrate the designation system for each of the material types. The designation listed in the specification sheets can be used to determine the exact material construction by first

looking at the Level 1 designation (IN, CD, or CI) and then looking in the correct section (1.2.1, 1.2.2. or 1.2.3) for that material type. These sections contain the description of the remaining designation levels with an example table to aid in deciphering the designation.

The default designations are non-photoimageable and unreinforced. They will not be used as descriptors for simplicity (see Table 4-1, Table 4-2, and Table 4-3).

4.1.2.1 Dielectric Insulator Designations

Table 4-1 Sample Dielectric Insulator Designation

IPC-4104	Level 1	Level 2	Level 3	Level 4	Level 5
4104 / S	IN	F	1	N	1
Where S is specification (slash) sheet number	Material Type	Form of Dielectric	Photosensitivity	Reinforcement	Chemistry

Example The sample from Table 4-1 will be written as IN F 1 N 1.

Note The letter “X” **shall** be entered into the designation where an item is not specified and does not matter.

Level 1 Material Type = IN

Level 2 Form of Dielectric
Liquid = L
Paste = P
Film = F
Reinforced (prepreg) = R
Adhesive Coated Film = C

Level 3 Photosensitivity
Non-photoimageable = 1
Photoimageable = 2

Level 4 Reinforcement
Woven Glass = G
Non-woven Matte Glass = M
Non-woven Aramid = A
E-PTFE (expanded PTFE) = E
None = N
Other = O

Level 5 Chemistry
Epoxy = 1
Epoxy blends = 2
Polyimide = 3
Polyester = 4
Acrylics = 5
BT resins = 6
Cyanate ester = 7
BCB (benzocyclobutene) = 8
PEEK (polyetheretherketone) = 9
FEP (fluorinated ethylene propylene) = 10
LCP (liquid crystal polymer) = 11
PPE (polyphenylene ether) = 12

PNB (polynorborene) = 13
Other = O

4.1.2.2 Conductor Designations

Table 4-2 Sample Conductor Designation

IPC-4104	Level 1	Level 2	Level 3
4104 / S	CD	P	3
Where S is specification (slash) sheet number	Material Type	Form of Conductor	Type of Form

Note The letter "X" **shall** be entered into the designation where an item is not specified and does not matter.

Level 1 Material Type = CD

Level 2 Form of Conductor
Metal Foil = F
Solution Plate = S
Printable/Paste = P
Vacuum Deposit = V
Other = O

Level 3 Type of Form
Copper = 1
Nickel = 2
Other = 3

Solution Plate (S):
Electrolytic Cu = 1
Electroless Cu = 2
Direct plate initiation = 3
Other metal plate = 4

Printable Paste (P):
Silver particle loaded = 1
Other conductive particle loaded = 2
Transient liquid phase sintering = 3
Organometallic = 4
Conductive polymers = 5

Vacuum deposited (V):
Evaporative = 1
Sputtering = 2
Other = 3

4.1.2.3 Dielectric with Conductor Designations

Table 4-3 Dielectric with Conductor Designations

IPC-4104	Level 1	Level 2	Level 3	Level 4	Level 5	Level 6	Level 7
4104 / S	CI	F	1	N	1	CF	1

Where S is specification (slash) sheet number	Material Type	Form of Dielectric	Photosensitiv ity	Reinforce ment	Chemistry	Type of metal/ conductor	Type of conduction
--	------------------	-----------------------	----------------------	-------------------	-----------	--------------------------------	-----------------------

Note The letter "X" shall be entered into the designation where an item is not specified and does not matter.

Level 1 Material Type = CI

Level 2 Form of Dielectric
Liquid = L
Paste = P
Film = F
Reinforced = R
Adhesive Coated Film = C

Level 3 Photosensitivity
Non-photoimageable = 1
Photoimageable = 2

Level 4 Reinforcement
Woven Glass = G
Non-woven Matte Glass = M
Non-woven Aramid = A
E-PTFE (expanded PTFE) = E
None = N
Other = O

Level 5 Chemistry
Epoxy = 1
Epoxy blends = 2
Polyimide = 3
Polyester = 4
Acrylics = 5
BT resins = 6
Cyanate ester = 7
BCB = 8
PEEK = 9
FEP = 10
LCP = 11
PPE = 12
PNB = 13
Other = 0

Level 6 Type of metal/conductor
Copper foil = CF
Copper particle/post = CP
Silver particle/post = SP
Nickel particle/post = NP
Alloy particle/post = AP
Other particle/post = OP

Level 7 Type of conduction
In plane (x-y) = 1 (e.g., copper foil)

Through plane (z-axis) = 2 (anisotropic conductive adhesive)
Both = 3 (e.g., post)

4.2 Application Levels The application levels used in IPC/JPCA-4104 slash sheets are:

H – Printed Circuit Board/ High Density Interconnect Applications

I – Integrated Circuit Packaging Applications

U – User Defined Applications

Need to have further discussion on this section with the other subcommittees during IPCWorks. See meeting minutes.

4.3 Material Description by Type

4.3.1 Dielectric Materials

4.3.1.1 Non-Photoimageable Dielectric Materials Non-photoimageable materials are typically supplied as a liquid, paste, or dry film non-reinforced dielectric, which is applied to the sub-composite to form an insulating layer in a build-up circuit at the PCB manufacturing location. These dielectrics are suitable for via formation by LASER or mechanical methods. Some of these materials are used to fill the core board through-hole to achieve planarization.

Other materials in this group include reinforced and non-reinforced epoxies, epoxy blends, polyester, polynorborenes, polyimides, etc. (see IPC-4101).

4.3.1.2 Photoimageable Dielectric Materials Photoimageable materials are typically supplied as a liquid, paste, or dry film non-reinforced dielectric, which is applied to the sub-composite to form an insulating layer in a build-up circuit at the PCB manufacturing location. These dielectrics have the capability of forming vias by photographically defined processes. Some of these materials may also be used to fill the core board through-hole to achieve planarization. Material chemistries for this application include epoxies, epoxy blends, polyimides, etc.

4.3.1.3 Adhesive Coated Dielectric Materials These materials act as an insulator and provide the bond-ply required to adhere copper foil to the surface of a sub-composite. These materials may or may not include reinforcement. Vias are formed utilizing methods such as plasma, LASER, or mechanical drilling. Materials available differ by reinforcement (i.e., woven glass, non-woven glass, aramid, film, expanded PTFE, etc.) and chemistries involved (i.e., epoxies, polyimides, cyanate esters, acrylics, etc.).

4.3.2 Materials for Conductive Paths (In-Plane or Inter-Plane)

4.3.2.1 Conductive Foil Conductive foils are comprised of foil that is either laminated with dielectric, coated with dielectric, or used as stand alone and then laminated into the structure. Foil materials are mostly copper, although other metals are possible.

4.3.2.2 Plated Conductors, Vias, Holes, Posts, and Bumps These materials include various applied conductive materials that are plated (electroless and electrolytic) in vias or as bumps or posts on top of other circuitry to make the electrical connection between layers. Plated materials are mostly copper, although other plating is possible.

4.3.2.3 Conductive Paste Conductive pastes are pastes applied into vias that are photoimaged, LASER ablated, plasma formed, or formed by other means in any of the dielectric materials in 3.7.1. Some of these materials may be used to fill the core board through-hole to achieve conduction and planarity. They differ by the material that is responsible for electrical conduction. They include silver particle loaded, other metal or metal-coated particles, transient liquid phase

sintering compositions, organometallics, and conductive polymers.

4.3.3 Materials with Dielectric and Conductive Functionality

4.3.3.1 Copper Clad Copper clad materials have copper foil (see 4.4) laminated on one or both sides of cured (c-stage) dielectric. The typical application uses single-side clad material where the copper clad is used as the outer layer and the c-stage is bonded to the sub-composite. Vias are formed utilizing methods such as plasma, LASER, or mechanical drilling. Materials available differ by reinforcement (woven glass, non-woven glass, aramid, film, and expanded PTFE) and chemistries involved (epoxies, polyimides, cyanate esters, acrylics, liquid crystal polymers, etc.).

4.3.3.2 Coated Copper Coated copper materials are comprised of copper foil, coated with a dielectric material that can be directly bonded to the sub-composite. They differ by whether they are wet processable or not. In wet processable coated copper, the vias are formed by acidic or alkaline etching, or the dielectric may be made etchable by photographic definition. In non-wet processable-coated copper materials, vias are formed utilizing methods such as plasma, LASER or mechanical drilling. The materials coated are typically epoxy, polyimide, or acrylic.

4.3.3.3 Anisotropically Conductive Film These materials are conductive in the z-axis and are applied as bond-plies in between circuit layers to form the vertical electrical connection. They differ by the material (silver, nickel, alloy, or other metals or metal-coated particles) that is responsible for electrical conduction.

4.4 Copper Foil Thinner foils are generally used by the printed board manufacturer for "fine line" designs to reduce the amount of undercutting of circuit conductors that occurs during the etch operation and meet the requirements of flip chip and chip scale packages. For multilayer constructions, the copper thickness should be specified for each layer of the board.

4.4.1 Pits, Dents, and Pinholes For normal PWB materials pits, dents, and pinholes are occasionally found on copper foils, but can adversely affect the quality of the finished circuit. For circuit geometries $\leq 75 \mu\text{m}$, it is recommended that no pits, dents, or pinholes be allowed.

4.5 Electronic Component Materials

This needs feedback and info from the task group starting up in the materials committee by the IPCWorks meeting.

4.5.1 Embedded Resistors

4.5.2 Embedded Capacitors

4.5.3 Embedded Inductors

5 MECHANICAL/PHYSICAL PROPERTIES

5.1 HDI Feature Size The typical feature sizes for HDI products are in accordance with Table 5-1. Characteristics identify microvia diameter, conductor definition, total board/core thickness, and aspect ratios.

Table 5-1 Typical Feature Sizes for HDI Constructions

Make sure Table 5-1 matches table 7-1 from IPC/JPCA-2315 as is and highlight to the TPCA.

Symbol	Feature	Small Format		Preferred Productivity Range (μm) [mil]
		Preferred Productivity Range (μm) [mil] Need data for all	Reduced Productivity Range (μm) [mil] Need data for all	
a	Microvia diameter at target land (as formed, no plating)			100 - 150 [3.93 - 5.906]
b	Microvia diameter at capture land (as formed, no plating)			125 - 200 [4.92 - 7.874]
c	Microvia target land size = [(a + 2x annular ring) + FA ⁽¹⁾ FA for c =			150 - 250 [5.906 - 9.843]
d	Microvia capture land size = [(b + 2x annular ring) + FA ⁽¹⁾ FA for d =			150 - 250 [5.906 - 9.843]
e	External conductor trace width			100 - 200 [3.93 - 7.874]
f	External conductor spacing			100 - 200 [3.93 - 7.874]
g	Through via land size = [(h + 2x annular ring) + FA ⁽¹⁾ FA for g =			250 - 300 [9.843 - 11.81]
h	Through via diameter (as formed, no plating)			250 - 350 [9.843 - 13.78]
i	Minimum through via hole wall plating thickness			16 - 20 [0.630 - 0.787]
j	Dielectric thickness (HDI blind microvia layer) ⁽²⁾			35 - 100 [1.38 - 3.937]
k	External Cu foil thickness (if Cu foil utilized)			9 - 18 [0.35 - 0.707]
l	Board thickness (excluding external conductors)			400 - 800 [15.748 - 31.50]
m	Minimum blind microvia hole plating thickness			10 - 18 [0.394 - 0.707]
n	Minimum buried via hole wall plating thickness ⁽³⁾			11-13 [0.433 - 0.512]
o	Buried via diameter (as formed, no plating) Buried via land size = [(o + 2X annular ring) + FA ⁽¹⁾			200 - 300 [7.874 - 11.81]
p	FA for p =			250 - 300 [9.843 - 11.81]
q	Buried via core thickness (excluding outermost conductors)			125 - 750 [4.921 - 29.528]
r	Buried via Cu foil thickness (outermost layer)			9 - 18 [0.35 - 0.707]
s	Internal conductor trace width			75 - 150 [2.95 - 5.906]
t	Internal conductor spacing			100 - 150 [3.93 - 5.906]
u	Core thickness (excluding conductors)			100 - 200 [3.93 - 7.874]
(p+c)/2	Staggered via pitch			200 - 275 [7.874 - 10.83]
	ASPECT RATIOS			
(k + j) / a	Microvia plating aspect ratio			0.5:1 - 0.7:1
(2k + l) / h	Through via hole aspect ratio			4:1 - 8:1

Symbol	Feature	Small Format		L
		Preferred Producibility Range (μm) [mil] Need data for all	Reduced Producibility Range (μm) [mil] Need data for all	
$(2r + q) / o$	Buried via aspect ratio			4:1 - 8:1

- (1) Measured from top surface of Layer 2 Cu to bottom surface of Layer 1 Cu
- (2) F.A. = Fabrication Allowance as defined in IPC-2221
- (3) Dielectric core thickness <750 [30.0] For greater core thickness refer to current revision of IPC-6012.

5.2 Construction Types The construction types detailed in 5.2.1 through 5.2.6 identify the characteristics of the six HDI types.

NOTE: Asymmetric build-ups dramatically increase the potential for warp and twist.

5.2.1 HDI Type I Constructions – 1[C]0 or 1[C]1 This construction describes an HDI in which there are both microvias and conductive vias used for interconnection. Type I constructions describe the fabrication of a single microvia layer on either one (1[C]0) or both (1[C]1) sides of an PWB substrate core.

The PWB substrate core is typically manufactured using conventional PWB techniques and may be rigid or flexible. The substrate can have as few as one circuit layer or may be as complex as any number of innerlayers.

The example in Figure 5-1 shows a 1[C]1 Type 1 construction. In this construction a single layer of dielectric material is placed on both sides of the core substrate. Microvias are formed connecting layer 1 to layer 2 and layer n to layer n-1. A hole is then formed connecting layer 1 to layer n. The microvias and holes are then metallized (they can be filled with conductive material if required), layer 1 and layer n are circuitized, and fabrication is completed. Table 5-1 includes typical feature sizes for these constructions.




Figure 5-1 Type I HDI Construction

5.2.2 HDI Type II Constructions – 1[C]0 or 1[C]1 Type II constructions describe an HDI board in which there are plated microvias, plated buried vias, and may have PTHs used for surface-to-surface interconnection. The buried vias may be prefilled with a conductive/non-conductive paste or partially or completely filled with dielectric material from the lamination process.

The example in Figure 5-2 shows a 1[C]1 Type II construction, which has two through vias in the core substrate formed prior to applying the HDI dielectric layers. Both vias connect layer 2 to layer n-1. The via on the right is filled with a conductive paste. The via on the left is filled with HDI dielectric.

Microvias on layer 1 and layer n make the connection to the conductors on layer 2 and layer n-1, making the connection with the core vias. If needed, Type II constructions can also have vias formed connecting layer 1 directly to layer n (this is displayed in Figure 5-2).

Table 5-1 includes typical feature sizes for these constructions.




Figure 5-2 Type II HDI Construction

5.2.3 HDI Type III Constructions – $\geq 2[C] \geq 0$ Type III constructions describe an HDI board in which there are plated microvias, plated buried vias, and may have PTHs used for surface-to-surface interconnection. The buried vias may be prefilled with a conductive/non-conductive paste or partially or completely filled with dielectric material from the lamination process.

Type III constructions are distinguished by having at least two microvia layers on at least one side of a substrate core.

The example in Figure 5-3 shows a substrate core that has been applied with a dielectric layer on each side. Microvias have been formed connecting layer 2 to layer 3 and layer n to layer n-1. The top layer is then metallized, a second dielectric layer is applied to it, and microvias are formed connecting layer 1 to layer 2. A PTH is then formed, connecting layer 1 to layer n, and the microvias and PTH are then metallized or filled with a conductive material. Layer 1 and layer n are then circuitized and fabrication is completed.

Table 5-1 includes typical feature sizes for these constructions.




Figure 5-3 Type III HDI Construction

5.2.3.1 Type III HDI with Stacked Vias and Stacked Microvias Figure 5-4 displays an example of a Type III HDI board with stacked microvias.

Table 5-1 gives typical feature sizes for these constructions.




Figure 5-4 Type III HDI Construction with Stacked Microvias

5.2.3.2 TYPE III HDI with Staggered Vias and Staggered Microvias Figure 5-5 displays a very complex HDI board, which utilizes staggered vias, a PTH, microvias filled with conductive paste, and several HDI layers.

Table 5-1 gives typical feature sizes for these constructions.




Figure 5-5 Type III HDI with Staggered Microvias

5.2.4 HDI Type IV Constructions – $\geq 1[P] \geq 0$ Type IV constructions describe an HDI in which the microvia layers are used over an existing predrilled passive substrate. Additional microvia layers can be added sequentially. The core substrate is usually manufactured using conventional PWB techniques. The function of the core is passive, yet it may be used for thermal, CTE management, or shielding (the core doesn't perform an electrical function).

The example in Figure 5-6 shows a passive substrate core that has been applied with a dielectric layer on each side. That layer is then plated and a second layer is applied to each side. Microvias are then formed connecting layer 1 to layer 2 and layer n to layer $n-1$. A via is then formed, which passes between a preformed opening in the core, connecting layer 1 to layer n .

Table 5-1 includes typical feature sizes for these constructions.




Figure 5-6 Type IV HDI Construction

5.2.5 Type V Constructions (Coreless) – Using Layer Pairs Type V constructions describe an HDI in which there are both plated microvias and conductive paste interconnections through a co-lamination process. There is essentially no core to this type of construction since all layer pairs have the same characteristics. Type V constructions consist of the fabrication of an even number of layers that are laminated together at the same time the interconnections are made between the odd and even layers. This type of construction is neither build-up nor sequential; it is a single lamination process.

The layer-pair substrates are prepared using conventional processes (i.e., etching, plating, and buried vias), and the substrates may be rigid or flexible. The layer pairs are joined together using

B-Stage resin systems or some other form of dielectric adhesive into which localized conductive adhesive has been placed. This joining material is used to make the appropriate interconnections. External layers may consist of a single conductive layer, provided its companion layer pair is on the opposite side.

Figure 5-7 gives an example of a coreless construction using three layer pairs that have been connected in lamination with patterned conductive material and a dielectric adhesive.

Table 5-1 includes typical feature sizes for these constructions.




Figure 5-7 Coreless Type V HDI Construction

5.2.6 Type VI Constructions Type VI constructions describe an HDI in which the electrical interconnection and mechanical structure are formed simultaneously. The layers may be formed sequentially or co-laminated, and the conductive interconnection may be formed by means other than electroplating (i.e., anisotropic films/pastes, conductive paste, dielectric piercing posts, etc.).

Figure 5-8 gives an example of a Type VI construction that was manufactured using piercing posts. The posts, which are made up of a conductive element, are attached to an unreinforced layer of copper, and the bonding process and interconnections are made by adding prepreg and laminating the PWB together in one step.

Table 5-1 includes typical feature sizes for these constructions.




Figure 5-8 Type VI Construction

6 ELECTRICAL PROPERTIES

Electrical modeling analysis and design guidelines relative to chip bumping and flip chip attachment are extremely important considerations. In addition, substrate and package for direct chip attach, electrical models and combined noise analysis of the system must also be addressed.

Bumping technology offers significantly less inductance than wire bonding or TAB interconnects. Although wire bond and TAB chips can be converted to bumped flip chip parts, to take full electrical advantage, chips should be initially designed for the bumping process. This allows optimization of internal chip wiring, circuit placement, and bump locations that match the pattern on the HDI substrate.

Whether using a common solder bump layout or designing a new footprint, the chip power, ground, signal, and clock pinout must coincide with the substrate pad designations. This is especially true when existing substrates are utilized. Also the location and proximity of sensitive signals must be accommodated. Because bump pitch affects coupling noise, separation and isolation of sensitive signals must be considered in the chip footprint and substrate land pattern design.

6.1 Equivalent Circuitry Figure 6-1 depicts the physical bump electrical path for a peripheral pad chip redistributed for bumping technology. The electrical path consists of a wiring via from the peripheral pad to the Final Metal (redistribution trace), the final metal trace to the pad, the terminal via to the bump.




Figure 6-1 Bump Electrical Path (Redistributed Chip)

The substrate metallization and associated wiring are part of the substrate electrical path. The bump electrical equivalent circuitry can be derived as shown in Figure 6-2 for first order approximation.




Figure 6-2 Final Metal Trace and Underlying Traces (Cross Section)

The wiring via and final metal (trace and pad) are modeled separately. Final metal consists of multiple sections (1...n). The bump and the passivation opening are represented by equivalent lumped circuits with both fringing and area capacitance accounted for in the circuits. It should be noted that the bump-to-chip and the final metal pad-to-chip area capacitances overlap. This coincidence needs to be accounted for in the model. One way to do this is to combine the effect of the two capacitors.

Generally, transmission line modeling is not required unless rise times become significantly short and/or chip traces become significantly long. Since the bump is relatively short compared to wire bonds or TAB interconnects, lumped element analysis can be used because distributed effects are minimal under most conditions.

6.2 Final Metal Traces The final metal power ground, clock and signal traces are a concern for any chip design but especially for bump redistribution design. Metal thickness has a major impact on final metal resistance (R_{fm}). Note that metal thickness is limited by the wafer process capability for traces on flip chips.

In the following example, typical dimensions are used to illustrate variations in final metal resistance. For this example the final metal is doped aluminum with the following parameters:

Surface Resistivity (R_s)
 = 0.037 ohm/square area (1.0 μm thick)
 = 0.028 ohm/square area (1.5 μm thick)
 = 0.018 ohm/square area (2.0 μm thick)
 Signal Trace = 30 μm
 Power Trace = 60 μm
 Trace = 700 μm (minimum)
 = 3350 μm (average)
 = 6000 μm (maximum)
 Trace = 1 μm , 1.5 μm , and 2 μm

The largest final metal trace resistance (length = 6000 μm and width = 30 μm) can be calculated from Ohm's law.

RFM	$R_s \times \text{Length}$
Width	0.037 6000 μm
30 μm	7.4

Using the value from above, Table 6-1 and Table 6-2 provide a quantitative view of how final metal resistance varies according to thickness and length for signal and power traces.

Table 6-1 Final Metal Signal Trace (30 μm) Resistances (example)

Final Metal Trace	Final Metal Signal Trace Resistance(W)		
	1.0mm	1.5mm	2.0mm
700 μm	0.9	0.6	0.4
3350 μm	4.0	3.1	2.1
6000 μm	7.4	5.6	3.7

Table 6-2 Final Metal Power Trace (60 μm) Resistances (example)

Final Metal Trace	Final Metal Power Trace Resistance(W)		
	1.0mm	1.5mm	2.0mm
700 μm	0.4	0.3	0.2
3350 μm	2.1	1.6	1.0
6000 μm	3.7	2.8	1.8

6.2.1 Inductance and Capacitance Calculation of final metal trace inductance and capacitance requires determination of both self and mutual effects. These effects will be unique for each chip design. The orientation of the Final Metal trace to underlying inter-layer metal and ground planes will determine self and mutual capacitance.

Inductance (L_{fm}) is also influenced by orientation with respect to underlying metal and other Final Metal traces. Direction of current flow in these metal structures must be known to determine mutual inductance. The appropriate current return path is needed to determine self inductance. Final Metal trace capacitance (C_{fm}) consists of self and fringing capacitance. A first order approximation of final metal total capacitance is shown below:

$$CFM = (C_A \times L \times W) + (C_F \times L) \times 2$$

where,

C_A = Area Capacitance (F/m^2)

C_F = Fringing capacitance (F/m)

L = Trace (m)

W = Trace (m)

For accurate modeling, coupling between Final Metal traces and underlying traces should be modeled using 2D/3D CAE programs.

6.2.2 High Frequency Performance Because the chip active surface is face down or near the active substrate, special consideration in trace routing on the chip, interposer, and substrate must be given for flip chips and grid arrays. Changing signal levels on either the chip or the substrate traces close to the chip are coupled.

This coupling creates cross-talk, noises, EMF, interference, etc., in the chip or substrate. Controlling the distance, the dielectric between the chip and substrate traces, and characteristic impedance, helps reduce the coupling.

7 THERMAL MANAGEMENT

Thermal aspects of bump packages provide front and/or backside thermal path. Bump technology offers an added dimension of thermal management. Depending on the application, the designer has the option of selecting the thermal path.

The degree of consideration given to thermal design is dependent upon three factors:

1. The amount of energy or heat that must be dissipated
2. The desired operating junction temperature of the chip
3. The ambient temperature of the surrounding environment

Conduction, convection, and radiation are the models for which heat can be dissipated. For bump interconnect conduction is the primary heat dissipation mode. Convection is a small contributor.

The thermal management concerns for components mounted on HDI substrates need to be addressed separate of concerns for the core substrate. This section addresses various component types and their thermal affects on materials used as HDI substrates.

As illustrated in Figure 7-1, thermal and electrical analysis are analogous.




Figure 7-1 Thermal Management of Chip Scale and Flip Chip Parts Mounted on HDI

7.1 Thermal Management Concerns for Bump Interconnects on HDI

The bump thermal interconnect can be modeled as two cylinders between the chip power source and the HDI substrate (see Figure 7-2). Cylinder 1 represents the innerlayer materials on the chip. Cylinder II represents the Pad Limiting metals and the bump size. The heat source is the device in the chip.




Figure 7-2 Bump Interconnect Equivalent Model

Because there are three bump interconnect diameter options, cylinder sizes vary accordingly. Assuming that Cylinder I is SiO₂ ($k = 1.01 \text{ W/mK}$) and Cylinder II is tin/lead (3/97) solder ($k = 36 \text{ W/mK}$) then the approximate Interconnect thermal resistance can be calculated for each option. See Table 7-1.

Insert table 4-9 from 012

Table 7-1 Typical Thermal Resistance for Variable Bump Options (Triple Layer Chip)

It should be noted that Cylinder I thermal resistance varies according to the number and specifically, the thickness (L) of innerlayers on the chip. As the main contributor to thermal resistance, it should be modeled accurately. Furthermore, interface and bulk resistances have been combined to simplify calculations and illustrations.

Bump interconnect thermal resistance for a typical single, double and triple layer metal device are shown in Table 7-2. It should be noted that these values are based on $150 \mu\text{m}$ bump on silicon where SiO₂ inter-layer dielectric is modeled.

Insert table 4-10 from 012

Table 7-2 Typical Bump ($150 \mu\text{m}$) Thermal Resistance Multilayer Metal Chips

7.1.1 Junction to Case Thermal Models Packaging options can range from hermetic, metallized ceramic modules to printed circuit boards and HDI for direct chip or chip scale packaging for highly specialized thermal conduction packages. Supplemental packages features like thermal paste can be added to enhance thermal performance.

Other materials like chip underfill used to improve reliability also alter heat dissipation. All these components influence the junction to case thermal models.

7.1.1.1 Thermal Paste Model The thermal paste is applied to the chip backside to reduce the thermal resistance between the chip, package lid as shown in Figure 7-3 or heat sink. The approximate thermal model is shown in Figure 7-4.




Figure 7-3 Thermal Paste Example




Figure 7-4 Approximate Thermal Model for Thermal Paste

7.1.1.2 Chip Underfill Chip underfill is used to enhance reliability for flip chip and some grid array packages. It is dispensed between the chip and substrate surrounding the bumps as shown in Figure 7-5. Because it completely fills the gap between the chip and substrate, it does change the thermal model. The approximate model is shown in Figure 7-6.



Figure 7-5 Chip Underfill Example




Figure 7-6 Approximate Thermal Model for Chip Underfill

7.2 Thermal Management Concerns of Discrete Components Mounted on HDI Substrates

In addition to the requirements in IPC-2221, there are several thermal management concerns for discrete components mounted on HDI substrates.

7.3 Thermal Management Concerns for Through-Hole Components Mounted on HDI Substrates

In addition to the requirements of IPC-2221, there are several thermal management concerns for through-hole components mounted on HDI substrates.

This section needs more information added before Proposal Stage.

8 COMPONENT AND ASSEMBLY ISSUES

Component assembly issues shall be in accordance with the generic standard IPC-2221 and as follows:

8.1 General Attachment Requirements

In addition to the general attachment requirements outlined in the generic standard IPC-2221, the following shall apply:

8.1.2 Board Extractors

Board extractors or handles are used to provide a convenient means of extracting the printed board from its mating connector. They are generally used where the amount of force makes it difficult to safely remove the board without damage to the electrical components or to the person removing the board.

Board extractors are commercially available and come in a variety of shapes and sizes. Extractors are usually of the camming type and are mounted to the corners of the board. They provide a mechanical advantage for disengaging the connectors and a convenient place to grasp the board during removal.

Board extractors may be incorporated into the design of the board, or may require separate conditions in the printed board assembly. When board extractors are a part of the design, adequate reinforcement shall be used to properly allow the extracting action to remove the board from its connected assembly in the backplane (Figure 8-1).

When board extractors are not a part of the printed board assembly, an extractor of the gripping variety may be used (see Figure 8-2). They grip the board in a particular area, which shall be kept free of components and circuitry. If a hook-type board extractor is used, where a hook passes through holes in the printed board, and then pulls the board out, special grommets should be used to reinforce the hole structure to avoid board crazing or cracking.

Need figure from Joe Fjelstad?

Figure 8-1 Permanent Board Extractor

Need figure from Joe Fjelstad?

Figure 8-2 External Board Extractor

8.2 Flip Chip Design Considerations Flip chip technology is an interconnection technology developed during the 1960s as an alternative to manual wire bonding. In this methodology the chip is attached to circuitry facing the substrate. Solder bumps are deposited onto a wettable chip pad that connects to matching wettable substrate lands as shown in Figure 8-3.




Figure 8-3 Flip Chip Connection

Flipped chips are aligned to corresponding substrate metal patterns. Interconnections are formed by reflowing the solder bumps as shown in Figure 8-4 simultaneously forming the electrical and mechanical connections. The joining process is self-aligning, i.e., the wetting action of the solder will align the chip bumped pattern to the corresponding substrate lands. This action compensates for chip-to-substrate misalignment incurred during chip placement.



Figure 8-4 Mechanical and Electrical Connections

An added feature of the flip chip process is the potential to rework. Several techniques exist that allow the removal and replacement of chips without scrapping the chip or substrate. Depending on substrate material, rework can be performed numerous times without degrading the quality or reliability provided that the mounting substrate can tolerate the rework temperatures. Injection of chip underfill, as illustrated in Figure 8-5, improves reliability most notably in cases of high mechanical stress. It should be noted that currently any rework must be performed prior to the application of chip underfill.



Figure 8-5 Joined Chip and Chip Underfill

An alternate joining technology to reflowable bump flip chip is one that has low melting solder bumps attached directly to a printed board. The bump on the semiconductor die is not reflowed,

instead the lower melting solder on the printed board wets the bump on the die to form the interconnect.

8.2.1 Chip Size Standardization Standardizing the size of semiconductor chips may appear to be counter to the objectives of the chip designer and supplier. Many chip suppliers rely on the ability to shrink the size of a chip as it matures. This results in more good chips per wafer. This strategy is sound if the chip is the dominant cost item for the product.

Many products are dominated by packaging, as opposed to chip cost. Prime examples are discrete diodes and transistors, low lead count logic devices and general purpose analog chips. These products benefit from the cost reduction and performance improvements possible with chip scale packaging (CSP).

Chip suppliers and their customers will benefit if when converting their die to chip scale packages they adhere to area size standards. Accepting chip size standards will reduce the need for many different tape stocks for the tape and reel packaging of these devices. Standards will also allow users multiple sources for the same device.

The dimensions of flip chip dice are determined mainly by the design and wafer processing, and are therefore difficult to impose standards. However, the standardization of the interconnection pattern will reduce the costs for Known Good Die (KGD), die test, burn-in, and handling. Recommended footprints would use standard pitches and an appropriate grid for the interconnect attributes (see Figure 8-6).




Figure 8-6 Example Layouts

There are various pitches that impact the characteristics of the balls/bumps/lands and the number of each of the conditions that exist. In order to determine the relationships between number of balls and chip size, the characteristics of the different pitches is noted in Table 8-1.

Table 8-1 Pitch dimensions

Standard pitch			Fine pitch				Very fine pitch		
1.50 mm	1.27 mm	1.0 mm	0.80 mm	0.75 mm	0.65 mm	0.50 mm	0.40 mm	0.30 mm	0.25 mm

JEDEC Design Standard 95-1, Section 5 specifies the relationship between the size of the die or CSP and the maximum number of ball or bumps that a configuration can accommodate. The standard identifies an equation for the length (D) and width (E) configuration as well as the tolerances for the location of the ball or bumps, the

allowance to die or CSP edge conditions from the ball or bump (X and Y, Figure 8-6), and tolerance for the size die.

The equation states that the maximum ball or bump count (MD or ME) for either the D or E Chip or CSP body direction can be determined using the following:

$$MD = \frac{[(D - aaa) - (b_{\max} + eee)] - (2x)}{e} + 1 \quad \text{truncated to the next integer}$$

or

$$ME = \frac{[(E - aaa) - (b_{\max} + eee)] - (2y)}{e} + 1 \quad \text{truncated to the next integer}$$

Where:

D = the length of the die or CSP

E = the width of the die or CSP

aaa = the variation from nominal D or E (usually 0.15 mm)

b_{\max} = maximum ball or column diameter (can also be applied to land width where lands are on the edge of a die or CSP). See Table 2.

eee = location tolerance variation from true position (usually 0.50 DTP)

X = distance of maximum ball/bump/land from chip or CSP edge (D side), usually 0.13 mm

Y = distance of maximum ball/bump/land from chip or CSP edge (E side), usually 0.13 mm

8.2.1.1 I/O Capability Table 8-2 and Table 8-3 show the characteristics of die or CSP that are square and rectangular in size. It should be noted that for non-square die or CSP, the examples shown are based on a package ratio of approximately 2:3. It should also be understood that the intent of the table is to provide information on the I/O capability for various chip and CSP sizes using the previously defined equations and the maximum ball/column diameter shown in Table 8-2.

The column headings of Tables 8-3 and 8-4 highlight the drivers for chips and CSP related to pitch distances. The examples provide expectations for I/O for the fixed sizes indicated using pitch variations from 1.00 mm to 0.30 mm.

JEDEC Publication 95 package outlines MO (registrations) and MS (standards) will show the standardized sizes, pitches, and terminal counts for CSPs and flip chips. Table 8-2 was generated from JEDEC Pub 95-1 Design guide for BGA and FBGAs for pitches 1.0, 0.80, 0.65, and 0.50 mm. All of Table 8-2, and Table 8-3 pitches of 0.75, 0.40, and 0.30 were calculated using the formula defined in 8.2.1.

Table 8-2 Examples of Fixed Square Body Size Showing Maximum I/O Capability

Size identifier	Size limitations mm	Potential I/Os related to pitch						
		1.0 mm	0.8 mm	0.75 mm	0.65 mm	0.50 mm	0.40 mm	0.30 mm
S1	4x4	9	16	25	25	49	81	121
S2	5x5	16	25	36	49	81	121	196
S3	6x6	25	49	64	64	121	196	289
S4	7x7	36	64	81	100	169	256	441
S5	8x8	49	81	100	121	225	361	576
S6	9x9	64	100	144	169	289	441	784
S7	10x10	81	144	169	196	361	476	961
S8	11x11	100	169	196	256	441	676	1156
S9	12x12	121	186	256	289	529	841	1444
S10	13x13	144	225	289	361	625	961	1681
S11	14x14	169	289	324	400	729	1156	1936
S12	15x15	196	324	400	484	841	1296	2304
S13	16x16	225	361	441	529	961	1521	2601
S14	17x17	256	400	484	625	1089	1681	2916
S15	18x18	289	484	576	729	1225	1936	3364
S16	19x19	324	529	625	784	1369	2116	3721
S17	20x20	361	576	676	900	1521	2401	4096
S18	21x21	400	625	784	961	1681	2601	4624

In addition, Table 8-3 shows the variation that exists when parts that are rectangular in nature and the number of ball positions that each can accommodate in their maximum relationships.

Table 8-3 Example of Fixed Rectangular Body Size

Size Identifier	Size Limitations mm	Potential I/Os Related to Pitch						
		1.0 mm	0.8 mm	0.75 mm	0.65 mm	0.50 mm	0.40 mm	0.30 mm
R1	4x3	9	12	20	20	35	54	88
R2	5x3	12	15	24	28	45	66	112
R3	6x4	15	28	40	40	77	126	187
R4	7x5	24	40	54	70	117	176	294
R5	8x6	35	63	80	88	165	266	408
R6	9x6	40	70	96	104	187	294	476
R7	10x7	54	96	117	140	247	384	651
R8	11x7	60	104	126	160	273	416	816
R9	12x8	77	126	160	187	345	551	912
R10	13x9	96	150	204	247	425	651	1148
R11	14x9	104	170	216	260	459	714	1232
R12	15x10	126	216	260	308	551	864	1488
R13	16x11	150	247	294	368	651	1014	1734
R14	17x11	160	260	308	400	693	1066	1836
R15	18x12	187	308	384	459	805	1276	2204
R16	19x13	216	345	425	532	925	1426	2501
R17	20x13	228	360	442	570	975	1519	2624
R18	21x14	260	425	504	837	1107	1734	2992

8.2.2 Bump Site Standards The chip scale bump grid array packages give chip designers significant freedom to choose the bump location and the signal type transmitted on the bump. Chip suppliers should observe standards for grid pitch, bump size, and bump location.

Optical assemblers will use placement machines that will place the package based on the edge dimensions. This is because the machine can't see the bump locations. The placement accuracy and assembly yield will depend on the assumed location of the bumps relative to the distance from the edge of the package and the bump grid.

8.2.2.1 Peripheral Lead Standards The lead pitch standards for peripheral lead chip scale packages, such as MSMT should follow the existing standards set by the JEDEC JC-11 Committee. Applicable pitch standards are 0.2 mm, 0.3 mm, 0.4 mm, 0.5 mm, 0.63 mm, 0.65 mm. Refer to JEDEC publication JEP-95 for detailed dimensions.

8.2.3 Bump options

8.2.3.1 Solder Bump The solder bump forms the electrical and mechanical bridge between the chip and next level assembly. It absorbs the stress between the chip and next level of assembly caused by variations in their relative thermal expansion rates.

The solder composition of the flip chip bumps varies according to required mechanical and thermal properties.

Electrodeposition offers a wider range of SnPb composition than evaporation, and thus offers greater control over mechanical and thermal properties. Electrodeposition also produces smaller diameter bumps and is more difficult to control uniformity.

A variety of solder paste compositions can be screen printed.

Common bump diameters and minimum pitches are shown in Table 8-4. Minimum pitch requirements are based on radial distances (center to center) between bumps. Bump diameters are measured at the widest point of the ball.

Table 8-4 Bump Diameter and Minimum Pitch Options

Deposition Types	Diameter (μm)	Minimum Pitch (μm)
(A) Evaporation or Electrodeposition	150	300/350
	125	250
	100	225
(B) Screen Printing	200	375
	150	250*
	125	200*

*Peripheral only.

Common bump compositions include:

- 90 PbSn
- 97 PbSn
- 63 SnPb
- 50 InPb
- 95 PbSn

8.2.3.1.1 Electroless Nickel-Gold Bumps

8.2.3.1.2 Conductive Adhesive Bumps

8.2.3.1.3 Solid Metal Core Balls

8.2.3.1.4 Shaped and Plated Bond Wires

8.2.3.2 Joining Options

8.2.3.2.1 Solder

8.2.3.2.2 Conductive Adhesives

8.2.3.2.3 Anisotropic Conductive Adhesives

Today, for flip chip applications, minimum pitch requirements are larger to account for printed board wiring capabilities.

An example of typical DCA bump design is shown in Figure 8-7.




Figure 8-7 Suggested direct chip attach grid pitch (250 μm Grid; 150 μm Bumps)




Figure 8-8 Bare Die (Flip Chip) Comparison to Conventional (Wire Bonded) Packaging

Text needed to explain Figure 8-8.

8.3 Chip Scale Design Considerations Flip chip bumping processes have led to the development of concepts identified as chip scale interconnection. Chip scale (size) packages are extensions of that concept that have been enhanced to provide more robust attachment technology. Although initially thought of as only array type packages, the concept for CSP has grown to cover various constructions of single die or multiple dies in a package configuration. Figure 8-9 shows three variations of package constructions. In each instance the package is slightly larger than the bare die, thus these parts are sometimes known as chip size packages.




Figure 8-9 Types of CSP

Having die encapsulated in this more robust configuration enhances the assembly process. Chip scale packages parallel standard surface mount packages in form factor, being found in both peripherally leaded and area array formats. As with their larger counterparts, chip scale packages are designed to facilitate test and burn-in of the semiconductor before committing them to the assembly process, thus effectively providing an answer to the current problem of known good die (KGD).

Chip scale packaging (CSP) has emerged as a viable semiconductor packaging technology that seeks to bridge the gap between flip chips and conventional surface mount packages.

The technology has developed in response to some of the limitations of flip chip technology and to address the concerns and perceived risks associated with handling and assembling bare die while still maintaining most of the volumetric packaging and performance advantages that flip chip technology offers.

The common advantage of these differing approaches is the ability to offer packaged chips that will facilitate movement toward smaller, lighter, high performance systems at lower cost, using the current SMT assembly infrastructure.

The need for smaller devices, the developments in flip chip bumping processes, and advancements in the packaging of microwave devices have led to the development of chip scale package concepts. CSPs are extensions to the flip chip concept as the packaging of the chip provides robust handling and attachment without the need for additional materials, such as underfill epoxies.

Chip scale packages are available in two basic configurations;

1. Chip Scale Area Array Packages (FBGA and FLGA)
2. Chip Scale Peripheral Leaded Packages (TSOJ and SOC)
3. Chip Scale Peripheral Land Packages (SON and QFN)

Chip scale packages are attached to the HDI using the basic fine pitch surface mount technology assembly process.

The fine pitch process starts by stenciling a thin layer of fine particle solder paste onto the PCB land areas. Next, the bumps, balls, or leads of the chip scale and other SMT packages are placed in contact with the solder paste. The assembly is heated in a controlled oven to a temperature above the melting temperature of the solder. The assembly is cleaned, if required. As with flip chip, an underfill epoxy may be injected under and around the chip scale devices to enhance their solder joint reliability, however, like conventional SMT, certain chip scale packages do not require the underfill epoxy. After curing the underfill epoxy, the assembly is tested.

8.3.1 Chip Scale Area Arrays (FBGA and FLGA) Chip scale Grid Arrays are produced by a few different fabrication methods. The CSP-A configurations developed to date include:

- Micro BGAs
- Mini BGAs
- SLICC (Slightly Larger than Integrated Circuit Carrier)
- Other chip scale packages

Each has its unique method of manufacture, however, most of the devices contain an interconnection method for the chip on the top side in an array format similar to flip chip. In the case of μ BGA and SLICC a flexible or rigid interposer serves as the redistribution dielectric. In the case of mini BGA and CSPs the dielectric is a polyimide which is deposited on the active part of the chip.

8.3.2 Peripheral Leaded Chip Scale Packages (TSOJ and SOC) Peripheral lead chip scale packages are those that make use of, or replace the existing bonding pads on the semi-conductor chip. TAB is one form of peripheral package and qualifies as a chip scale package if the TAB area is within the area defined for chip scale packages. (More information is available on TAB in the document SMC-TR-001).

Beam lead technology is another chip scale peripheral approach that is still used for microwave devices. New ideas for chip scale packages have developed. One of these is the Micro SMT or MSMT package. This package consists of metallized silicon or GaAs posts and metal beams. The chip, the posts, and the beams are encapsulated in an epoxy or similar compound.

The chip is encapsulated in an epoxy or similar compound. A second CSP-S is the system that uses a lead frame. The lead frame provides the redistribution of the chip bonding sites from the corner to the peripheral.

The chip is wire bonded to the lead frame and is then encapsulated to protect the wiring and the active silicon (see Figure 8-10). As in many of the chip scale packages the back of the die is accessible for heat transfer.




Figure 8-10 Chip Scale Peripheral Package

The major difference between the two peripheral packaging systems is that the MSMT is accomplished at the wafer level.

8.4 Printed Board Land Pattern Design The Printed Board Land Pattern for flip chips and grid arrays is simply a circle of coated copper whose diameter is the same as the bump's circle. The coating on the copper is one of the common solderability preservatives, such as solder, gold flash, or an organic protective coating (OSP).

For MSMT packages, the land pattern may be a solder mask defined opening over the conductive area. A top and cross sectional view of the printed board land pattern is shown in Figure 8-11 and Figure 8-12.




Figure 8-11 Printed Board Flip Chip or Grid Array Land Patterns




Figure 8-12 MSMT Land Drawing and Dimensions

8.5 Substrate Structure Standard Grid Evolution More recent entries into the arena of substrates designed to meet the demanding requirements of flip chip and chip scale technologies appear well suited to the task. These technologies allow for the construction of shortest path routing for the IC device. Typically based on the concept of standard grids, laminated substrates will allow for the production of inexpensive, high performance systems.

These technologies are fundamentally elegant in concept and are predicated on the notion that standard grids will be required to create economically tomorrow's most advanced systems. The grid pitch that appears most attractive is the one forwarded by the International Electrotechnical Commission (IEC) in their Publication 97.

Table 8-5 illustrates the design rule concept. An example of a structure that supports the standard grid concept is shown in the Figure 8-13. The use of interposers and substrates designed on a common grid allows for the construction of substrates that can offer "Manhattan routing" of signals. This eliminates the need for redistribution wiring, which normally consumes large amounts of valuable board real estate while limiting higher performance opportunities.

Table 8-5 Chip Edge Seal Dimensions (Typical)

Description	Dimension	Width
Chip Passivation Edge Seal	A	A.R
Polyimide Edge Seal	B	7 μm




Figure 8-13 Standard Grid Structure

In the illustrated format the interposer joins the inner layers and interconnects them in a single step process. Because the inner layers are thin, the plated through-holes have very small aspect ratios for plating and are relatively easy to produce. These inner layers can then be electrically tested before committing them to the finally assembled laminate stack, thus providing greater assurance of a high yield.

8.5.1 Footprint Design A flip chip or chip scale footprint design is the arrangement of bumps on the chip surface. When laying out the array of bumps, forethought and planning are required. Bump footprints can be arranged in peripheral, array, or interstitial formats. Examples of these are shown in Figure 8-14.




Figure 8-14 Bump Footprint Planning

The size and population of the bumps affects the attachment reliability. The use of the design guide checklist in J-STD-012 will minimize reliability problems.

8.5.2 Design Guide Checklist Various design guidelines are applicable in the development of the chip, the CSP, or the attachment process. The guidelines in some instances relate directly to the chip manufacturing conditions. In other instances they also apply to chip scale I/Os. In any

event, the guidelines are for very specific reasons and designers should consider the following issues:

8.5.3 Footprint Population The number of bumps needed varies with electrical, thermal, and mechanical requirements. Besides electrical connections, bumps may be included for heat dissipation, mechanical support (outriggers, chip orientation, or future design migration).

Each application has its own unique characteristics. This makes it impossible to establish a general methodology for footprint population; however, there are various strategies that can be employed depending on the application. The following are some examples of several footprints population design issues and suggested approaches for solving them.

8.5.3.1 Redundant Bumps Redundant bumps are designed for power and critical signals. The chip area will support a larger footprint but the resulting distance from the neutral point (DNP) may negatively impact reliability. In this approach the outermost rows of bumps join chips and endure the most stress. As the DNP increases, the stress in the outer rows increases.

By placing redundant bumps in the outer rows and critical bumps in the inner rows, if bumps in the outer rows fail, chip functionality will not be compromised. Include a sufficient number of redundant bumps to allow for potential loss. Figure 8-15 shows how this might be accomplished.




Figure 8-15 Redundant Footprint

An alternative and supplemental solution would be to use chip underfill after the chip is attached to a substrate. This might be necessary if the DNP is sufficiently large. This does not involve additional wafer level processing.

8.5.3.2 Chips That Will Incur Design Shrinks Designing a footprint for chips that incur design shrinks requires additional considerations. The approach for this chip design is to locate the critical bumps in the chip's interior. Use outer rows for redundant and mechanical bumps. When the shrink occurs, the outer, less essential rows will be lost, but the critical bumps will not be affected. As the chip shrinks so does the DNP -making the loss of redundant and mechanical bumps less of an issue. This is illustrated in Figure 8-16.




Figure 8-16 Design Shrink Footprint

It should be noted that with this approach, the bump footprint does not affect the package, as the critical connections do not change. Redundant connections to the package simply become open pins. Caution should be exercised when the chip area shrinks so that the bump footprint does not shrink. In addition, provision must be made for orientation and alignment of the shrunk die.

8.5.3.3 I/O Drivers on the Periphery Some chip designs require that the I/O drivers are on the periphery with other circuits internal to the chip. Redundant connections for power and signals are desired.

When using the approach that positions I/O drivers on the chip periphery, shorter interconnection lengths are always desirable in order to minimize parasitic effects. Bumps should be located as close to the pertinent circuitry as possible.

Figure 8-17 shows redundant power and ground bumps that are located above the internal circuitry to minimize distribution lengths. Input bumps are placed near the input circuitry and output bumps are placed near the output drivers.




Figure 8-17 Signal and Power Distribution Position

8.5.3.4 Isolating Sensitive I/Os In some chips, it is important to electrically isolate a sensitive input/output position from crosstalk or other noise. The approach to doing this is to surround the area with power and ground bumps as shown in Figure 8-18. Caution should be exercised when placing bumps of different electrical potentials in close proximity, as they could cause shorting problems with dense wafer probes. Bump pitch should be maximized to minimize this hazard.




Figure 8-18 Nested I/O Footprints

9 HOLES/INTERCONNECTIONS

The general requirements for holes, lands, minimum annular ring, and standard fabrication allowances related to the core material, as well as surface-to-surface PTHs, are referenced in IPC-2221, IPC-2222, and IPC-2223.

This section deals specifically with the requirements for HDI layers.

9.1 Microvias

9.1.1 Microvia Formation There are five general processes for microvia formation. For examples of several of these processes, see IPC-2315.

- Laser drilling
- Wet/dry etching
- Photo imaging
- Conductive ink-formed vias
- Mechanical formation

Although this section is not intended to describe all microvia formation methods, microvias can be grouped into the following three methodologies:

- Create hole then make conductive.
- Create conductive via then add dielectric.
- Create conductive via and dielectric simultaneously.

Microvia formation processes yield various shape(s), including straight wall, positive or negative taper, or cup. All drawings in this standard are the artist's rendering; the hole wall shape doesn't represent the actual finished product. The processes shown in Figure 9-1, Figure 9-2, and Figure 9-3 could be used for forming microvias.

All of these technologies require approximately the same HDI design rules and substantially increase the wiring density compared to that of conventional PTHs.




Figure 9-1 Summary of the Manufacturing Processes for PIDs, Laser, and Plasma Methods of Via Generation




Figure 9-2 Microvia Manufacturing Processes




Figure 9-3 Cross-Sectional Views of Methods to Make HDI with Microvias

9.1.1.1 Laser Ablated Vias Laser ablation is a via generation technology that replaces mechanical drilling with lasers. Laser ablation differs from mechanical drilling in that the focused beam used to create the vias can produce smaller holes. These lasers are generally categorized by their wavelength of light. They can be used to create both blind vias and through holes. The process normally occurs after multilayer lamination and is compatible with most materials. Laser-based microvia technologies are capable of smaller features and use standard plating technology. In the majority of cases, laser ablation produces blind or through vias one at a time, but there are processes for generating multiple laser vias simultaneously.

The four technologies represented in Figure 9-4 are just a few of those published in literature and being developed as of publication of this document. These are the oldest of the HDI technologies, employing lasers to produce microvias.




Figure 9-4 Four Typical Constructions that Employ Lasers for Via Generation

9.1.1.2 Wet/Dry Etched Vias Microvias can be formed by various etching techniques. The most common etching technique is a microwave gas plasma, dry etching process. Wet etching by hot KOH has been used historically for polyimide films. Because of the chemical effects, these

formation techniques are typically isotropic, that is they etch in all directions while they etch down. Alternate processes show that anisotropic etching can give more perpendicular sides.

These formation techniques are mass (global) via generation in that they form all vias at the same time without regard to number or diameter.

Figure 9-5 gives four examples of technologies that are developed through wet and dry etching and mechanical formation.




Figure 9-5 Four Typical Constructions Utilizing Etched or Mechanically Formed Vias

9.1.1.3 Photodielectric Vias Figure 9-6 displays a dielectric layer coated over a core substrate with PTHs and/or plugged holes. Microvias are formed by photoimaging. A layer of dielectric is coated over the base substrate. The microvias or circuit paths are imaged, developed, cured, and subsequently metallized to allow for patterning.

First used in 1988, the photoimageable dielectric was a modified solder mask. Today, modern photoimageable dielectrics (PID) are optimized as a dielectric in liquid or dry film format and can be positive or negative acting. This is also a mass (global) via generation technique, forming all vias in a single operation.




Figure 9-6 Four Commercially Produced PID Boards

9.1.1.4 Conductive Inks/Insulation Displacement Figure 9-7 shows a dielectric layer with microvias formed by photo-imaging, laser, or insulation displacement. A conductive paste is used to fill the microvias and act as the conductive path between layers. Surface metallization may be accomplished by either laminating copper foil onto the dielectric surface or by chemical deposition.




Figure 9-7 Four New HDI Boards that Employ Conductive Pastes as Vias

9.2 Via Interconnect Variations

9.2.1 Stacked Microvias When one or more microvias are vertically aligned and interconnected with another microvia, the result is a set of stacked microvias. Figure 9-8 shows different types of stacked microvias.




Figure 9-8 Stacked Microvias

9.2.2 Stacked Vias When one or more microvias are vertically aligned and interconnected with a buried via, the result is a set of stacked vias. Figure 9-9 shows different types of stacked vias.




Figure 9-9 Stacked Vias

9.2.3 Staggered Microvias A staggered microvia is formed when one or more microvias interconnect in a manner such that the target pad of one microvia is tangential or greater to the capture pad of the subsequent microvia (see Figure 3-1).

NOTE Violating the tangency requirements when designing staggered microvias may violate annular ring requirements and reduce reliability.

Figure 9-10 Staggered Microvias

9.2.4 Staggered Vias A staggered via is formed when a microvia and buried via interconnect in a manner such that the target pad of the microvia is tangential or greater to the capture pad of the subsequent buried via. The microvia may be connected to other microvia combinations (see Figure 3-2). Figure 9-10 shows an isometric view of a staggered microvia.

NOTE Violating the tangency requirements when designing staggered vias may violate annular ring requirements and reduce reliability.




Figure 9-10 Isometric View of Staggered Vias

9.2.5 Variable Depth Vias/Microvias Variable depth vias and microvias are formed in one process step, penetrating two or more HDI dielectric layers and making connection between two or more layers. When a variable depth via passes through any given layer without making a connection, a clearance hole (anti-pad) is required.

It should be noted that the depth of the hole should not increase the plating aspect ratio beyond the manufacturing capabilities of the circuit board fabricator.

Figure 9-11 displays various variable depth vias.



Figure 9-11 Variable Depth Vias/Microvias

10 GENERAL CIRCUIT FEATURE REQUIREMENTS

10.1 Conductor Characteristics Conductor characteristics **shall** be in accordance with the generic standard IPC-2221 and as follows:

10.1.1 Balanced Conductors Whenever possible, to reduce bow and twist and to increase dimensional stability, conductors should be balanced within an individual layer. Conductor routing density should be spread throughout the board wherever possible, to avoid the need for special etching or plating thieves. Plating thieves are added metallic areas, which are nonfunctional on the finished board but allow uniform plating density, giving uniform plating thickness over the board surface.

10.2 Land Characteristics Land characteristics shall be in accordance with IPC-2221.

10.3 Determining the Number of Conductors Use Equation 2 to determine the number of conductors that can be used based on feature pitch.

$$\text{Number of Conductors (C N)} = (F p - L_d - 2s + C_s) / (C_w + C_s) \quad [\text{Equation 2}]$$

When $C_s = S$, the equation simplifies to Equation 3.

$$C N = [F p - L_d - C_s] / (C_w + C_s) \quad [\text{Equation 3}]$$

Where:

Fp = Feature pitch

Ld = Land diameter

Cs = Conductor spacing

Cw = Conductor width

s = Spacing between conductor and land

Table 10-1, Table 10-2, Table 10-3, Table 10-4, and Table 10-5 cover various feature pitch, land diameters, and conductor widths and spacings and give the number of conductors per channel width. Designers can interpolate for land diameters and line/space widths not listed. When using an autorouter, the fraction of a conductor is useable. When using a gridded CAD system, the fraction must be rounded down to the closest whole number.

Table 10-1 Number of Conductors for Gridded Router When Feature Pitch is 2.5 mm [0.0983 in]

Conductor Spacing and Width μm [mil]	Land Width μm [mil]					
	525 [20.67]	400 [15.75]	350 [13.78]	300 [11.81]	250 [9.843]	200 [7.874]
200 [7.874]	4	4	4	5	5	5
150 [5.906]	6	6	6	6	7	7
125 [4.921]	7	7	8	8	8	8
100 [3.937]	9	10	10	10	10	11
75 [2.95]	12	13	13	14	14	14

Table 10-2 Number of Conductors for Gridded Router When Feature Pitch is 1.25 mm [0.04921 in]

Conductor Spacing and Width μm [mil]	Land Width μm [mil]					
	525 [20.67]	400 [15.75]	350 [13.78]	300 [11.81]	250 [9.843]	200 [7.874]
200 [7.874]	1	1	1	1	2	2
150 [5.906]	1	2	2	2	2	3
125 [4.921]	2	2	3	3	3	3
100 [3.937]	3	3	4	4	4	4
75 [2.95]	4	5	5	5	6	6

Table 10-3 Number of Conductors for Gridded Router When Feature Pitch is 0.65 mm [0.0256 in]

Conductor Spacing and Width μm [mil]	Land Width μm [mil]					
	525 [20.67]	400 [15.75]	350 [13.78]	300 [11.81]	250 [9.843]	200 [7.874]
200 [7.874]	NA	NA	NA	NA	NA	NA

150 [5.906]	NA	NA	NA	NA	NA	1
125 [4.921]	NA	NA	NA	NA	1	1
100 [3.937]	NA	NA	1	1	1	1
75 [2.95]	NA	1	1	1	2	2

Table 10-4 Number of Conductors for Gridded Router When Feature Pitch is 0.50 mm [0.0197 in]

Conductor Spacing and Width (μm) [mil]	Land Width (μm) [mil]					
	400 [15.75]	350 [13.78]	300 [11.81]	250 [9.843]	200 [7.874]	150 [5.906]
200 [7.874]	NA	NA	NA	NA	NA	NA
150 [5.906]	NA	NA	NA	NA	NA	NA
125 [4.921]	NA	NA	NA	NA	NA	NA
100 [3.937]	NA	NA	NA	NA	1	1
75 [2.95]	NA	NA	NA	1	1	1
50 [1.97]	NA	1	1	2	2	3

Table 10-5 Number of Conductors for Gridded Router When Feature Pitch is 0.25 mm [0.00984 in]

Conductor Spacing and Width (μm) [mil]	Land Width (μm) [mil]					
	350 [13.78]	300 [11.81]	250 [9.843]	200 [7.874]	150 [5.906]	100 [3.937]
150 [5.906]	NA	NA	NA	NA	NA	NA
125 [4.921]	NA	NA	NA	NA	NA	NA
100 [3.937]	NA	NA	NA	NA	NA	NA
75 [2.95]	NA	NA	NA	NA	NA	NA
50 [1.97]	NA	NA	NA	NA	NA	1

10.4 Wiring Factor (W_f) Wiring factor is the actual density of a board resulting from the wiring distance required to connect all the electrical terminations of all the components, terminations, and test points on a board divided by the routable area. Wiring factor can be determined using Equation 4.

Wiring Factor (W_f) = e W C [Equation 4]

Where:

e = Layout efficiency

W C = Substrate wiring capacity

There are three cases that drive the wiring factor:

1. Escape from a component (like CSP or component; see 5.4.1).
2. Wiring between two or more tightly linked components (like a CPU and cache; see 5.4.2).
3. Demand produced by all components on both sides of an assembly (see 5.4.3).

10.5.1 Localized Escape Calculations Component land patterns can be peripheral or full array. Peripheral arrays are the most practical for using leading edge HDI design rules.

10.5.1.1 Full Array Equation 5 can be used for predicting the number of signal layers for breakout of a particular group of I/Os on a component as seen below.

[Equation 5]

Number of Signal Layers =

$$\left[\frac{n}{2} - \frac{(G - D_b - C_s)}{(C_w + C_s)} + 1 \right] + \frac{(G - D_v - C_s)}{(C_w + C_s)} + 1 \text{ INT.} + 1$$

Where:

C w = Conductor width

C s = Conductor spacing

D v = Via land diameter

D b = Contact land diameter

G = I/O pitch

n = No. of rows in full square array

10.5.1.2 Peripheral Array The general equation for peripheral array components is similar to that for area array. It requires only the substitution of the term 'r' (r = the number of rows deep of contacts) for the n/2 term in Equation 5. The chip or package will be larger than a full array, but the design rules and number of signal layers will be much less aggressive.

Table 8-1 displays the number of pad rows that can escape from a full or peripheral array component per HDI layer using blind microvias. If the chip and substrate size of a peripheral array can be accommodated, the reduced design rules and layer count has a beneficial effect on PWB fabrication costs.

10.5.2 Wiring Between Tightly Linked Components Equation 6 shows how to calculate tightly linked components.

$$WC = (2.5)(N_t)(PN - 1) R \\ (P)(PN)(e) \text{ [Equation 6]}$$

Where:

N t = I/Os per component

P N = Leads per net

e = Wiring efficiency (30% to 80%)

P = Module pitch

R = Average wiring length = $k(1 + 0.1 \ln N)N^{1/6} - k = 0.75$

N = Number of components

Figure 10-2 gives a visual example of this equation. This equation can be simplified. The wiring factor (cm/cm²) [in/in sq.] can now be determined using Equation 7.

$$WC = 2.25 (P \times N_t) \text{ [Equation 7]}$$

Where:

N t = No. of I/O per component

P = Pitch between active components

Dr. Donald Seraphim, IBM, made such a derivation (based on an empirical analysis) and observed that it is impossible to fill all available wiring channels with conductors. The empirically established efficiency, e, is between 25% and 70%. Fifty percent efficiency is normally used, thus the maximum available wiring capacity (connectivity) must be twice the length of the necessary or actually required wiring (wiring factor).




Figure 10-2 Wiring Factor Model for Tightly Coupled Components

10.5.3 Total Wiring Requirements As a general rule, the escape routing from microcomponents does not exclusively determine the design rules or number of signal layers.

Other factors such as the printed wiring assembly form factor, the pitch of the other SMT components, how many parts are on the back side, and the distance between parts may drive the need for different design rules and more signal layers than those required by the pin out of the micro-components alone.

The easiest equation to use is the wiring density (W D) predictor given in Equation 8, which relates to the total parts on both sides of an assembly, the assembly area, total number of leads, and a factor relating the semiconductor technology being used.

$$WD = b \sqrt{(p/a)} \bullet (l/p) \text{ [Equation 8]}$$

Where:

- p = Total parts on both sides of an assembly
- a = Area on an assembly (one surface only)
- l = Total leads of all parts including connector fingers
- b = 2.5 (analog & digital, high discrete)
- b = 3.0 (digital products)
- b = 3.5 (high ASIC focus, MCM, PCMCIA)

This wiring density (W D) is the actual wiring in cm/cm² that an average of three nodes per net would require for the parts (p) with leads (l) on a PWB area (a).

This is related in the equation for wiring factor (see Equation3).

To convert the wiring factor into a series of layer count and design rule combinations that will satisfy the density requirements of the proposed HDI design, the PWB layout system efficiency is divided into the wiring factor. PWB CAD layout efficiency is estimated from benchmarking actual designs and is only an approximation. Each designer, CAD system, and placement methodology will affect the routing efficiency.

Table 10-6 shows the estimated efficiencies (e) that can be used for various design combinations.

Table 10-6 Efficiencies

Design Scenario	Conditions	Efficiency (E) (%)
Normal Rigid	Through-hole SMT with/without back side passives (gridded CAD)	25
Normal Rigid	Through-hole SMT with/without back side passives (gridded CAD)	45
Normal Rigid	Through-hole SMT with back side active component (gridded CAD)	40
Normal Rigid	One side blind vias (using autorouter)	60
Normal Rigid	Two side blind vias (using autorouter)	70
Two-Layer Redistribution	Using autorouter	75
Four-Layer Redistribution	Using autorouter	80

10.6 Via and Land Density Higher via density conflicts with higher conductor density. However, it is not the via itself that causes the conflict; it is the land required for the via. This is because the via land and conductor pattern occupy the same routing surface on the layer. The land is the locus of position the via could have considering all the fabrication and material tolerances. So the via can become increasingly smaller and the land will still be needed, a compromise must exist between the number of via/land sites on the PWB and the conductor density.

For example, a feature pitch of 1.25 mm [0.04921 in] permits a maximum of 64 vias/cm² [163 vias/in²], a pitch of 0.65 mm [0.0256 in] permits 225 vias/cm² [572 vias/in²], and a pitch of 0.50 mm [0.0197 in] permits 400 vias/cm² [1016 vias/in²].

10.7 Trade Off Process

10.7.1 Wiring Factor Process Figure 10-3 gives an example of a wiring process flow chart.




Figure 10-3 Wiring Process Flow Chart

10.7.2 Input/Output (I/O) Variables The input variables for the trade off formulas are given in Equation 9, Equation 10, Equation 11, Equation 12, Equation 13, and Equation 14.

Parts per square area (PPA) = $p \div s$ [Equation 9]

Average leads per part (LPP) = $l \div p$ [Equation 10]

WD = $3.5 (\text{ÖPPA}) \times \text{LPP}$ [Equation 11]

WC = $WD \div PL$ [Equation 12]

Where:

PL = PWB layout efficiency - The percentage of wiring capacity the wiring factor consumes.

Number of layers (L) = $(WC \times G) \div CN$ [Equation 13]

Where:

G = Channel width - The width of the space between adjacent via holes or component lands with which to run conductors.

Number of Conductors (CN) = $(WC \times G) \div L$ [Equation 14]

Where:

L = Signal layers - The number of PWB layers dedicated to running conductors (does not include power or ground layers).

11 DOCUMENTATION

Documentation **shall** be in accordance with IPC-2221.

12 QUALITY ASSURANCE