

NOTE: The theory in this application note is still applicable, but some of the products referenced may be discontinued.

RF LDMOS Power Modules for GSM Base Station Application: Optimum Biasing Circuit

By: Julie Duclercq and Olivier Lembeye

INTRODUCTION

The performances of RF power amplifiers for base station transceivers results in a tradeoff between linearity, efficiency and gain. This tradeoff leads to an optimum quiescent current. But the following parameters modify this bias point: temperature range (commonly $-40^{\circ}\text{C}/+85^{\circ}\text{C}$), supply voltage and bias voltage variations (commonly $\pm 5\%$) and manufacturing spread. The purpose of this paper is to present a new biasing circuit which minimizes quiescent current variations suitable for LDMOS RF power transistors.

STANDARD BIASING CIRCUIT

A standard biasing circuit commonly used for Class AB transistors is shown in Figure 1.

For each LDMOS transistor, it is necessary to adjust the R1 and R2 values in order to set the quiescent current as specified at ambient temperature. Laser-trimmable resistors can be used in mass production for that purpose.




Figure 1. Standard Biasing Circuit

The addition of a diode in series with the two resistors allows for reduction of the quiescent current variation over temperature. We have:

$$V_G = \frac{R_2}{R_1 + R_2} \cdot V_{BIAS} + \frac{R_1}{R_1 + R_2} \cdot V_D \quad (\text{Equation 1})$$

then,

$$dV_G = \frac{R_2}{R_1 + R_2} \cdot dV_{BIAS} + \frac{R_1}{R_1 + R_2} \cdot dV_D \quad (\text{Equation 1.bis})$$

when $dV_{BIAS} = 0$, we have:

$$dV_G = \frac{R_1}{R_1 + R_2} \cdot dV_D \quad (\text{Equation 2})$$

Considering variations due to temperature, the coefficient $\frac{dV_D}{dT}$ to apply to the LDMOS is related to the bias point, i.e., the quiescent current. For class AB biasing, this coefficient is around $-2\text{mV}/^{\circ}\text{C}$. For full thermal tracking, more than one diode may be required because of the ratio $\frac{R_1}{R_1 + R_2}$ in equation 2.

However, this standard biasing circuit presents two major limitations:

Limitation 1: the manufacturing spread of threshold voltage leads to a different $\frac{R_1}{R_1 + R_2}$ ratio for each die. Therefore, all the die is not compensated for in the same way. A die with a high threshold voltage requires a ratio $\frac{R_1}{R_1 + R_2}$ lower than for a die with a low threshold voltage. Subsequently, the thermal compensation is lower for a die with a high threshold voltage than for a die with a low threshold voltage. This results in quiescent current over or under compensation versus temperature.

Limitation 2: equation 1 shows that Bias voltage variations induce proportional gate voltage variations weighed by a ratio $\frac{R_2}{R_1 + R_2}$. Thus these gate voltage variations lead to quiescent current variations via the die transconductance.

As a result, we have designed a new biasing circuit to cope with those limitations.

NEW BIASING CIRCUIT

The new biasing circuit is shown in Figure 2.




Figure 2. New Biasing Circuit

The bias bridge is adjusted to set the quiescent current as specified at ambient temperature. Laser trimmable resistors can be used in mass production for that purpose.

Thermal tracking is introduced to compensate the quiescent current variations versus temperature. A diode in the bias bridge compensates the LDMOS temperature coefficient. We have now:

$$V_G = \frac{R_2}{R_1 + R_2} \times V_{ref} + V_D \quad (\text{Equation 3})$$

Assuming no reference voltage variation versus bias voltage and temperature ($dV_{ref} = 0$), we have:

$$dV_G = dV_D \quad (\text{Equation 4})$$

Thermal tracking: The thermal compensation is now independent of R1 and R2 values and thus independent of the manufacturing spread of transistor's threshold voltage.

Bias voltage variations: As the bias voltage is now regulated, we can see from equation 3 that the bias voltage variations are no longer applied on the gate. This results in a constant quiescent current at a given temperature.

Note that in this case the bias voltage can be directly connected to the power supply voltage.

IMPLEMENTATION

This new biasing circuit is already implemented in three Freescale RF LDMOS power modules designed for GSM base station applications. The MHW910 (10 W GSM900), MHW1810 (10 W GSM1800) and MHW1910 (10 W GSM1900) modules take advantage of this solution.

This new biasing circuit allows keeping this optimum bias point in every temperature and bias voltage combination. One is now able to get the best performances, especially within the whole temperature range.

Another advantage from a customer standpoint is that these new power modules no longer require external bias regulation circuitry for optimum performances.

The voltage regulator used in the MHW910 and MHW1810 is the LP2951. This IC provides the required performances of a very low output voltage temperature coefficient and a very good input voltage variations rejection.

Another feature of the LP2951 is the availability of the shutdown input which allows a logic level signal to turn-off or turn-on the regulator output.

This biasing circuit can be used in the same way for discrete LDMOS transistors as well. Special attention must be taken regarding the DC and RF decoupling.

This circuit guarantees best possible performance by maintaining a constant quiescent current regardless of temperature, bias voltage and gate threshold voltage variations.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 1998, 2009. All rights reserved.